

Reliability Summary Report

Product Type: 4Gb (256Mx16) DDR4

4Gb (512Mx8) DDR4

Part Number: KTDM4G4B626BGCEA

KTDM4G4B626BGIEA

KTDM4G4B826BGCEA

KTDM4G4B826BGIEA

Package: 96 ball BGA

78 ball BGA

1. Features

- Power supply (JEDEC standard 1.2V)
 - VDD = 1.2V ± 5%
 - VPP = 2.375V to 2.75V
- 16 internal banks – 16 banks (4 banks x 4 bank groups) for x8 product
- 8 internal banks - 8 banks (4 banks x 2 bank groups) for x 16 product
- Interface: Pseudo Open Drain (POD)
- Burst Length (BL): 8 and 4 with Burst Chop (BC)
- CAS Latency (CL): 10,(11),12,(13),14,(15),16,(17),18,19,20,22,24
- CAS Write Latency (CWL): 9,10,11,12,14,16,18,20
- On-Die Termination (ODT): nom. values of RZQ/7, RZQ/5 (RZQ = 240Ω)
- Precharge: auto precharge option for each burst access
- Refresh: auto-refresh, self-refresh
- Refresh cycles
 - Average refresh period
 - 7.8μs at 0°C ≤ TC ≤ +85°C or -40°C ≤ TC ≤ +85°C
 - 3.9μs at +85°C < TC ≤ +95°C
- Double-data-rate architecture: two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS_t and DQS_c) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center aligned with data for WRITEs
- Differential clock inputs (CK_t and CK_c)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data Mask (DM) for write data
- Write Cyclic Redundancy Code (CRC) for DQ error detect and inform it to controller during high-speed operation

-
- Data Bus Inversion (DBI)
 - Improve the power consumption and signal integrity of the memory interface (x16 product only)
 - Programmable preamble is supported both of 1tCK and 2tCK mode
 - Command Address (CA) Parity for command/address signal error detect and inform it to controller
 - VREFDQ training
 - VREFDQ generate inside DRAM and further train per DRAM
 - Per DRAM Addressability (PDA)
 - Each DRAM can be set a different mode register value individually and has individual adjustment.
 - Fine granularity refresh
 - 2x, 4x mode for smaller tRFC
 - Programmable Partial Array Self-Refresh (PASR)
 - RESET_n pin for power-up sequence and reset function
 - Operating case temperature range:
 - Commercial: $T_C = 0^{\circ}\text{C}$ to $+95^{\circ}\text{C}$
 - Industrial: $T_C = -40^{\circ}\text{C}$ to $+95^{\circ}\text{C}$

2. Package Information

Product No.	VDD	Data Rate (CL-tRCD-tRP)	Package	Temperature	Comments
KTDM4G4B626BGCEA	1.2V	DDR4-2666 (19-19-19)	96 ball BGA	Commercial	Pb-free
KTDM4G4B626BGIEA	1.2V	DDR4-2666 (19-19-19)	96 ball BGA	Industrial	Pb-free
KTDM4G4B826BGCEA	1.2V	DDR4-2666 (19-19-19)	78 ball BGA	Commercial	Pb-free
KTDM4G4B826BGIEA	1.2V	DDR4-2666 (19-19-19)	78 ball BGA	Industrial	Pb-free

Note:

The above description is extracted from the datasheet. Please refer to the document for detailed information.

3. Product Qualification – Die Related Tests

3.1. Test Conditions & Criteria – Die Related Tests

No.	Item	Condition	Sample Size	Accept Criteria
1	High Temperature Operating Life Test	Ta=125°C V>=1.1VDD Dynamic	105	0A/1R
2	High Temperature Static Life	Ta=125°C V>=1.1VDD Static	77	0A/1R
3	High Temperature Bake Test	Ta=150°C	77	0A/1R
4	ESD	HBM MM CDM	3/case	>±2KV >±200V >±1KV
5	Latch-Up	Vtrig	3/case	>VDD+0.5VDD <Vss-0.5VDD
		Itrig	3/case	>±100mA

3.2. Test Result – Die Related Tests

No.	Item	Condition	Sample Size	Results (Cumulative Failure)			Comment
1	High Temperature Operating Life Test	Ta=125°C V>=1.1VDD Dynamic	105	168hrs	500hrs	1000hrs	
				0f/105	0f/105	6/M	
2	High Temperature Static Life	Ta=125°C V>=1.1VDD Static	77	0f/77	0f/77	6/M	
3	High Temperature Bake Test (HTB)	Ta=150°C	77	-	0f/77	6/M	
4	ESD	HBM MM CDM	3/case	>±2KV >±200V >±1KV	-	-	Pass
5	Latch-Up	Vtrig	3/case	>1.8V <-0.6V	-	-	Pass
		Itrig		>±200mA			

4. Product Qualification, Plastic Package Related Tests

4.1. Test Conditions & Criteria – Plastic Package Related Tests

No.	Item	Condition	Sample Size	Accept Criteria
1	Moisture Re-flow Sensitivity	T/C x 5cyc ↓ Bake x 24hrs ↓ Moisture soaking (JEDEC level III) ↓ IR(260°C) Reflow x3	238	0A/1R
2*	Highly Accelerated Temperature and Humidity Stress Test	Ta=130°C RH=85% VDD=1.1VDD 33.3 Psia	32	0A/1R
3*	Temperature Cycle Test	-55°C (10min) ↑↓ 125°C (10min) AIR	55	0A/1R
4*	Thermal Shock Test	-55°C (10min) ↑↓ 125°C (10min) LIQUID	55	0A/1R

*Samples are sourced from pre-conditioned process (Bake x 24hr → Moisture soaking (JEDEC level III) → IR Reflow x3)

4.2. Test Conditions & Results – Environment Tests (BGA96)

No.	Item	Condition	Sample Size	Results (Cumulative Failure)	Comment
1	Moisture Re-flow Sensitivity (MRS)	T/C x 5cyc ↓ Bake 125°C x 24hrs ↓ Soaking 30°C / RH 60% x192hrs ↓ IR(260°C) Reflow x3	238	TBD	
2	Highly Accelerated Temperature and Humidity Stress Test (HAST)	Ta=130°C RH=85% VDD=1.1VDD 33.3 Psia	32	100hrs	
				TBD	
3	Temperature Cycle Test (TC)	-55°C (10min) ↑↓ 125°C (10min) AIR	55	500cyc	
				TBD	
4	Thermal Shock Test (TS)	-55°C (10min) ↑↓ 125°C (10min) LIQUID	55	500cyc	
				TBD	

Note: Item 2-4 used samples after MRS flow.

4.3. Test Conditions & Results – Environment Tests (BGA78)

No.	Item	Condition	Sample Size	Results (Cumulative Failure)	Comment
1	Moisture Re-flow Sensitivity (MRS)	T/C x 5cyc ↓ Bake 125°C x 24hrs ↓ Soaking 30°C / RH 60% x192hrs ↓ IR(260°C) Reflow x3	238	TBD	
2	Highly Accelerated Temperature and Humidity Stress Test (HAST)	Ta=130°C RH=85% VDD=1.1VDD 33.3 Psia	32	100hrs	
				TBD	
3	Temperature Cycle Test (TC)	-55°C (10min) ↑↓ 125°C (10min) AIR	55	500cyc	
				TBD	
4	Thermal Shock Test (TS)	-55°C (10min) ↑↓ 125°C (10min) LIQUID	55	500cyc	
				TBD	

Note: Item 2-4 used samples after MRS flow.

5. ESD Test Data

5.1. Human Body Model (Method: EIA/JESD22-A114)

Test Condition	Test Mode	Sample Size	Pass Range In Volts		Remark
			Min (for 3ea)	Max (for 3ea)	
R=1.5KΩ C=100pF	Pin to VDD (+)	3	> 6000V	> 6000V	
	Pin to VDD (-)	3	> 6000V	> 6000V	
	Pin to Vss (+)	3	> 6000V	> 6000V	
	Pin to Vss (-)	3	> 6000V	> 6000V	
	Pin to Pin (+)	3	> 6000V	> 6000V	
	Pin to Pin (-)	3	> 6000V	> 6000V	
	VDD to Vss (+)	3	> 6000V	> 6000V	
	VDD to Vss (-)	3	> 6000V	> 6000V	

5.2. Machine Model (Method: EIA/JESD22-A115)

Test Condition	Test Mode	Sample Size	Pass Range In Volts		Remark
			Min (for 3ea)	Max (for 3ea)	
R=0Ω C=200pF	Pin to VDD (+)	3	> 300V	> 500V	
	Pin to VDD (-)	3	> 300V	> 450V	
	Pin to Vss (+)	3	> 350V	> 400V	
	Pin to Vss (-)	3	> 350V	> 400V	
	Pin to Pin (+)	3	> 300V	> 400V	
	Pin to Pin (-)	3	> 300V	> 350V	
	VDD to Vss (+)	3	> 450V	> 550V	
	VDD to Vss (-)	3	> 400V	> 550V	

5.3. Non-Socket Charged Device Model (JESD22-C101)

Test Condition	Test Mode	Sample Size	Pass Range In Volts		Remark
			Min (for 3ea)	Max (for 3ea)	
Non-Socket CDM	±1000V	3	FT Pass	FT Pass	

6. Latch-Up Test Data: for JEDEC-STD-78

Trigger Mode	Test Pin	Sample Size	Latch-Up Triggering Range	
			Min (for 3ea)	Max (for 3ea)
+VT*	I/P	3	2.52V	2.52V
	I/O		2.52V	2.52V
-VT*	I/P	3	1.26V	1.26V
	I/O		1.26V	1.26V
+IT*	I/P	3	200mA	200mA
	I/O		200mA	200mA
-IT*	I/P	3	200mA	200mA
	I/O		200mA	200mA
Power Transient* (VDD-Vss)	-	3	2.52V	2.52V
Power Transient* (VPP-Vss)	-	3	5.5V	5.5V

*Latch-up did not occur