

SMARTsemi Memory IC Datasheet

DDR2-800 1Gb x16

December 8, 2023 Rev 1.0





Part Number Decoder

К	т	D	Μ	1	G	2	D	6	8	0	В	G	x	Е	Α	Т
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17

1-2	IC Supplier
1-2	KT: SMARTsemi
3-4	Product Family
J-4	DM: DRAM
5-6	Density
5-0	1G : 1Gb
7	Technology
1	2: DDR2
8	Voltage
•	D: 1.8V
9	Width
	6: x16
10-11	Speed
10-11	80: DDR2-800
12-13	Package
12-13	BG: Mono BGA
	Temperature
14	A: Automotive
14	C: Commercial
	I: Industrial
15-16	Internal Code
13-10	EA: For Internal Use
17	Packaging
	T: Tray



Revision History

Date	Rev	Description
Dec. 8, 2023	1.0	Initial release.



Table of Contents

Part Number Decoder	2
Revision History	3
Features	7
Ordering Information	7
Functional Block Diagram	8
DDR2 SDRAM Addressing	8
Ball Configuration <top view=""></top>	9
Input / Output Functional Description	10
Absolute Maximum Ratings	11
Absolute Maximum DC Ratings	11
DRAM Component Operating Temperature Range	11
Temperature Range	11
DC Operating Conditions & Specifications	12
Recommended DC Operating Conditions	12
DC Operating Conditions	12
IDD Specifications	13
AC Operating Conditions & Timing Specifications	15
AC Operating Conditions	15
Input / Output Capacitance	15
AC Overshoot and Undershoot Specification	16
AC Operating Test Conditions	17
AC Timing Parameters & Specifications	18
ODT DC Electrical Characteristics	22
ODT DC Electrical Characteristics	22
Clock Jitter	23
Input Slew Rate De-rating	24
De-rating Value of t _{DS} /t _{DH} with Differential DQS	25
De-rating Value of t _{IS} /t _{IH}	25
Slew Rate Definition Nominal	26
Slew Rate Definition Tangent	27
Command Truth Table	26
Power On and Initialization	29
Power-Up and Initialization Sequence	29
Mode Register Definition	30
Mode Register Set [MRS]	30
Burst Address Ordering for Burst Length	31
Mode Register Set	31
DLL Enable / Disable	31
Output Drive Strength	31
Extended Mode Register Set-1 [EMRS(1)]	32
Extended Mode Register Set-2 [EMRS(2)]	33
Extended Mode Register Set-3 [EMRS(3)]	34



Rev:1.0

Off-Chip Driver (OCD) Impedance Adjustment	
OCD Flow Chart	
EMRS(1) for OCD Impedance Adjustment	
Driver Impedance Adjustment Mode	
Adjust OCD Impedance	
OCD Adjustment Table	
OCD Adjustable Mode	
OCD Driver Mode	
ODT (On Die Termination)	
Timing for ODT Update Delay	
ODT Timing for Active and Standby Mode	
ODT Timing for Power-Down Mode	
ODT Timing Mode Switch at Entering Power-Down Mode	
ODT Timing Mode Switch at Exiting Power-Down Mode	41
Essential Functionality for DDR2 SDRAM	
Precharge	
NOP & Device Deselect	
Bank Active	
Bank Active Command Cycle	
Read Bank	
Write Bank	
Posted CAS	
Read followed by a Write to the Same Bank	
Read followed by a Write to the Same Bank Burst Read Operation	
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing	
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write	
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read	44 45 45 45 45 46 46
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write	44 45 45 45 45 46 46 46 47
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing	44 45 45 45 45 46 46 46 47 47
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write	44 45 45 45 45 46 46 46 47 47 47
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write Burst Write followed by Burst Read	44 45 45 45 46 46 46 47 47 47 47 48
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write Burst Write followed by Burst Read Seamless Burst Write	44 45 45 45 46 46 46 47 47 47 47 47 48
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write Burst Write Burst Write followed by Burst Read Seamless Burst Write. Read Interrupted by a Read	44 45 45 45 46 46 46 47 47 47 47 47 48 48 48 49
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write Burst Write followed by Burst Read Seamless Burst Write Read Interrupted by a Read Write Interrupted by a Write	
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write Burst Write Burst Write followed by Burst Read Seamless Burst Write Read Interrupted by a Read Write Interrupted by a Write Burst Read Followed by Precharge	44 45 45 45 46 46 46 47 47 47 47 47 47 47 49 50
Read followed by a Write to the Same Bank	44 45 45 45 46 46 46 47 47 47 47 47 47 48 48 48 49 50 50 51
Read followed by a Write to the Same Bank. Burst Read Operation. Read (Data Output) Timing. Burst Read . Burst Read followed by Burst Write. Seamless Burst Read . Burst Write Operation. Write (Data Input) Timing. Burst Write . Burst Write followed by Burst Read. Seamless Burst Write. Read Interrupted by a Read . Write Interrupted by a Read . Write Interrupted by a Write. Burst Read Followed by Precharge . Burst Write Followed by Precharge . Burst Write Followed by Precharge . Write Data Mask by DM	44 45 45 45 46 46 46 47 47 47 47 47 47 47 49 49 49 50 51 51
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write followed by Burst Read Seamless Burst Write Burst Write followed by Burst Read Seamless Burst Write Read Interrupted by a Read Write Interrupted by a Read Write Interrupted by a Write Burst Write Followed by Precharge Burst Write Followed by Precharge Write Data Mask by DM Data Mask Timing	44 45 45 45 46 46 46 47 47 47 47 47 47 47 47 47 49 49 50 50 51 52 52
Read followed by a Write to the Same Bank	44 45 45 45 45 46 46 47 47 48 49 50 51 52 52 53
Read followed by a Write to the Same Bank Burst Read Operation Read (Data Output) Timing Burst Read Burst Read followed by Burst Write Seamless Burst Read Burst Write Operation Write (Data Input) Timing Burst Write Operation Write (Data Input) Timing Burst Write followed by Burst Read Seamless Burst Write Burst Write followed by Burst Read Seamless Burst Write Burst Write followed by Purst Read Seamless Burst Write Burst Write followed by Purst Read Seamless Burst Write Burst Write Followed by Purst Read Burst Write Followed by Precharge Burst Read Followed by Precharge Burst Write Followed by Precharge Burst Write Followed by Precharge Write Data Mask by DM Data Mask Timing Read with Auto Precharge Auto Refresh & Self Refresh	44 45 45 45 45 46 47 47 47 47 47 50 50 51 52 53 55
Read followed by a Write to the Same Bank	44 45 45 45 45 46 46 47 47 47 48 49 50 51 52 52 53 55



Power-Down	57
Read to Power-Down Entry	57
Read with Auto Precharge to Power-Down Entry	58
Write to Power-Down Entry	58
Write with Auto Precharge to Power-Down Entry	59
Auto Refresh / Bank Active / Precharge to Power-Down Entry	59
MRS/EMRS Command to Power-Down Entry	59
Asynchronous CKE Low Event	60
Input Clock Frequency Change in Precharge Power-Down Mode	60
Functional Truth Table	61
Simplified State Diagram	64
PACKING DIMENSIONS	65
84-BALL DDR2 SDRAM (8x12.5x1.2 mm)	65
Disclaimer:	66



DDR2 SDRAM

8M x 16 Bit x 8 Banks DDR2 SDRAM

Features

- JEDEC Standard
- VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V
- Internal pipelined double-data-rate architecture; two data access per clock cycle
- Bi-directional differential data strobe (DQS, DQS);

DQS can be disabled for single-ended data strobe operation.

- On-chip DLL
- Differential clock inputs (CLK and CLK)
- DLL aligns DQ and DQS transition with CLK transition
- Quad bank operation
- CAS Latency: 3, 4, 5, 6, 7, 8, 9
- Additive Latency: 0, 1, 2, 3, 4, 5, 6, 7
- Burst Type: Sequential and Interleave
- Burst Length: 4, 8
- All inputs except data & DM are sampled at the rising edge of the system clock (CLK)
- Data I/O transitions on both edges of data strobe (DQS)
- DQS is edge-aligned with data for READ; centeraligned with data for WRITE


- Data mask (DM) for write masking only
- Off-Chip-Driver (OCD) impedance adjustment
- On-Die-Termination for better signal quality
- Special function support
 - 50 / 75 / 150 ohm ODT
 - High Temperature Self refresh rate enable
 - Duty Cycle Corrector
 - Partial Array Self Refresh (PASR)
- Auto & Self refresh
- Refresh cycle:
 - 8192 cycles/64 ms (7.8 μs refresh interval) at 0°C \leq T_C \leq +85°C (Commercial) or
 - $-40^{\circ}C \le T_{C} \le +85^{\circ}C$ (Industrial/Automotive)
 - 8192 cycles/32 ms (3.9 μ s refresh interval) at +85°C < T_C ≤ +95°C
 - 8192 cycles/16 ms (1.95 µs refresh interval) at +95°C < T_C ≤ +105°C
- SSTL 18 interface
- The DDR2-800 device does not support Write with Auto Precharge function.

Product ID	Max Freq.	VDD	Data Rate (CL-tRCD-tRP)	Package	Temperature	Packing	Comments
KTDM1G2D680BGAEAT	400MHz	1.8V	DDR2-800 (5-5-5)	84 ball BGA	Automotive	Tray	Pb-free
KTDM1G2D680BGCEAT	400MHz	1.8V	DDR2-800 (5-5-5)	84 ball BGA	Commercial	Tray	Pb-free
KTDM1G2D680BGIEAT	400MHz	1.8V	DDR2-800 (5-5-5)	84 ball BGA	Industrial	Tray	Pb-free

Ordering Information



Functional Block Diagram



DDR2 SDRAM Addressing


Configuration	64Mb x 16
# of Bank	8
Bank Address	BA0 - BA2
Auto Precharge	A10/AP
Row Address	A0 - A12
Column Address	A0 - A9



Ball Configuration < Top View>

84 Ball BGA, 8mmx12.5mmx1.2mm Body, 0.8mm Ball Pitch

See the balls through the package





Input / Output Functional Description

Pin Name	Function
CLK, CLK	Differential clock input
СКЕ	Clock enable
CS	Chip Select
RAS	Command Input
CAS	Command Input
WE	Command Input
A0 - A12 BA0 - BA2	Address Inputs - Row address: A0 - A12 - Column address: A0 - A9 A10/AP: Auto Precharge BA0 - BA2: Bank selects (8 Banks)
DM (LDM, UDM)	DM is an input mask signal for write data. LDM is DM for DQ0~DQ7 and UDM is DM for DQ8~DQ15.
DQ0 - DQ15	Data-in/Data-out
DQS, DQS	Bi-directional differential Data Strobe.
(LDQS, LDQS,	LDQS and LDQS are DQS for DQ0~DQ7;
UDQS, UDQS)	UDQS and UDQS are DQS for DQ8~DQ15.
ODT	On-Die-Termination. ODT is only applied to DQ0~DQ15, DM, DQS and DQS .
NC	No connection
V _{DDQ}	Supply Voltage for DQ
V _{DD}	Power
V _{SSQ}	Ground for DQ
V _{SS}	Ground
V _{REF}	Reference voltage
V _{DDL}	Supply Voltage for DLL
V _{SSL}	Ground for DLL



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Unit	Note
Vin, Vout	Voltage on any pin relative to V_{SS}	-0.5 ~ 2.3	V	1
V _{DD}	Voltage on V_{DD} pin relative to V_{SS}	-1.0 ~ 2.3	V	1
V _{DDL}	Voltage on V_{DDL} pin relative to V_{SS}	-0.5 ~ 2.3	V	1
V _{DDQ}	Voltage on V_{DDQ} pin relative to V_{SS}	-0.5 ~ 2.3	V	1
T _{STG}	Storage Temperature	-55 ~ +150	°C	1,2

Note:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM.

DRAM Component Operating Temperature Range

Temperature Range

Symbol	Parameter	Value	Unit	Note
	Normal Operating Temperature Range - Commercial	0 to +95	°C	1,2
Tc	Normal Operating Temperature Range - Industrial	-40 to +95	°C	1,3
	Normal Operating Temperature Range - Automotive	-40 to +105	°C	1,4,5

Note:

1. Operating Temperature T_c is the case surface temperature on the center/top side of the DRAM.

2. Supporting 0 to +85 °C with full AC and DC specifications.

Supporting 0 to +85 °C and being able to extend to +95 °C with doubling auto-refresh commands in frequency to a 32ms period ($t_{REFI} = 3.9 \ \mu$ s) and higher temperature Self-Refresh entry via A7 "1" on EMRS(2).

 Supporting -40 to +85 °C with full AC and DC specifications. Supporting -40 to +85 °C and being able to extend to +95 °C with doubling auto-refresh commands in frequency to a 32ms period (t_{REFI} = 3.9 μs) and higher temperature Self-Refresh entry via A7 "1" on EMRS(2).

4. Supporting -40 to +85 °C with full AC and DC specifications. Supporting -40 to +85 °C and being able to extend to +95 °C with doubling auto-refresh commands in frequency to a 32ms period (t_{REFI} = 3.9µs) and higher temperature Self-Refresh entry via A7 "1" on EMRS(2); extend to +105 °C with quadrupling auto-refresh commands in frequency to a 16ms period (t_{REFI} = 1.95µs). If T_C > +95 °C, the device cannot support Self refresh function.

5. ODT resistance, the input/ output impedance, and IDD values must be derated when $T_C < 0$ °C or > +85 °C.

DC Operating Conditions & Specifications

Recommended DC Operating Conditions

Symbol	Parameter		Rating		Unit	Note	
Symbol		Min.	Тур.	Max.	Onit	Note	
V _{DD}	Supply Voltage	1.7	1.8	1.9	V	1,5,6	
V _{DDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	1,5,6	
V _{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	1,5,6	
V _{REF}	Input Reference Voltage	$0.49 \text{ x } V_{DDQ}$	$0.5 \text{ x } V_{\text{DDQ}}$	$0.51 \text{ x } V_{DDQ}$	V	1,2,3,6	
V _{TT}	Termination Voltage (System)	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V	1,4,6	
V⊮ (DC)	Input Logic High Voltage	V _{REF} + 0.125	-	V _{DDQ} + 0.3	V	1	
V _{IL} (DC)	Input Logic Low Voltage	-0.3	-	V _{REF} - 0.125	V	1	

Note:

1. All voltages referenced to V_{SS}.

2. The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about 0.5 x VDDQ of the transmitting device and V_{REF} is expected to track variations in V_{DDQ} .

3. Peak to peak AC noise on V_{REF} may not exceed ±2% $V_{\text{REF}}(\text{DC}).$

4. V_{TT} of transmitting device must track V_{REF} of receiving device.

5. V_{DDQ} and V_{DDL} track V_{DD} . AC parameters are measured with V_{DD} , V_{DDQ} and V_{DDL} tied together.

6. There is no specific device V_{DD} supply voltage requirement for SSTL_18 compliance. However, under all conditions V_{DDQ} must be less than or equal to V_{DD}.

DC Operating Conditions

Symbol	Parameter	Value	Unit	Note
V _{OH}	Supply Voltage	V _{TT} + 0.603	V	4
V _{OL}	Supply Voltage for DLL	V _{TT} - 0.603	V	4
I _{LI}	Supply Voltage for Output	5	μA	1
I _{LO}	Input Reference Voltage	5	μA	2
I _{ОН}	Termination Voltage (System)	-13.4	mA	3,4
I _{OL}	Input Logic Low Voltage	+13.4	mA	3,4

Note:

1. Any input $0V \le V_{IN} \le V_{DD}$; all other balls not under test = 0V.

2. $0V \le V_{OUT} \le V_{DDQ}$; DQ and ODT disabled.

3. The DC value of V_{REF} applied to the receiving device is expected to be set to V_{TT} .

4. After OCD calibration to 18Ω at T_C = 25 °C, V_{DD} = V_{DDQ} = 1.8V



IDD Specifications

(IDD values are for the operation range of Voltage and Temperature)

Symbol	Parameter	Test Conditions		DDR2-800 (5-5-5)	Unit
IDD0	Operating Current (Active - Precharge)	One bank; $t_{CK} = t_{CK}(IDD), t_{RC} = t_{RC}(IDD), t_{RAS} = t_{RAS}$ CKE is High, CS is HIGH between va Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	70	mA	
IDD1	Operating Current (Active - Read - Precharge)	One bank; $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS}$ $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, \overline{CS} is HIGH between v Address bus inputs are SWITCHING; Data pattern is same as IDD4W	85	mA	
IDD2P	Precharge Power-Down Standby Current	All banks idle; t _{CK} = t _{CK} (IDD); CKE is LOW; Other control and address bus inputs a Data bus inputs are FLOATING	All banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE;		
IDD2Q	Precharge Quiet Standby Current	All banks idle; $t_{CK} = t_{CK}$ (IDD); CKE is HIGH, CS is H Other control and address bus inputs a Data bus inputs are FLOATING	55	mA	
IDD2N	Idle Standby Current	All banks idle; $t_{CK} = t_{CK}$ (IDD); CKE is HIGH, CS is H Other control and address bus inputs a Data bus inputs are SWITCHING	55	mA	
IDD3P	Active Power-down Standby Current	All banks open; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE;	Fast PDN Exit MRS(12) = 0 Slow PDN Exit	35 25	mA mA
IDD3N	Active Standby Current	Initial ControlMRS(12) = 1Data bus input are FLOATINGMRS(12) = 1All banks open; $t_{CK} = t_{CK}(IDD), t_{RAS} = t_{RAS}(IDD)max, t_{RP} = t_{RP}(IDD);$ CKE is HIGH, CS is HIGH between valid commands;Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHINGSWITCHING;		55	mA
IDD4R	Operation Current (Read)	All banks open, continuous burst Reads BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS}$ (IDD)max, t_{RP} CKE is HIGH, CS is HIGH between v Address bus inputs are SWITCHING; Data pattern is the same as IDD4W	120		
IDD4W	Operation Current (Write)	All banks open, continuous burst Writes BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS}(IDD)$ max, t_{RP} CKE is HIGH, CS is HIGH between v Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	= t _{RP} (IDD);	120	



Symbol	Parameter	Test Conditions	DDR2-800 (5-5-5)	Unit
IDD5	Auto Refresh Current	$\label{eq:tck} \begin{array}{l} t_{CK} = t_{CK}(\text{IDD}); \\ \text{Refresh command every } t_{\text{RFC}}(\text{IDD}) \text{ interval}; \\ \text{CKE is HIGH, } \overline{\text{CS}} \text{ is HIGH between valid commands}; \\ \text{Other control and address bus inputs are SWITCHING;} \\ \text{Data bus inputs are SWITCHING} \end{array}$	105	
IDD6	Self Refresh Current	Self Refresh Mode; CLK and CLK at 0V; CKE ≤ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	10	mA
IDD7	Operating Current (Bank interleaving)	$\begin{array}{l} \mbox{All bank interleaving Reads, IOUT = 0mA;} \\ \mbox{BL = 4, CL= CL(IDD), AL = } t_{RCD}(IDD) - 1 \times t_{CK}(IDD); \\ t_{CK} = t_{CK}(IDD), t_{RC} = t_{RC}(IDD), t_{RRD} = t_{RRD}(IDD), \\ t_{RCD} = 1 \times t_{CK}(IDD); \\ \mbox{CKE is HIGH, } \overline{CS} \mbox{ is HIGH between valid commands;} \\ \mbox{Address bus inputs are STABLE during Deslects;} \\ \mbox{Data pattern is the same as IDD4W} \end{array}$	180	mA

Note:

- 1. IDD specifications are tested after the device is properly initialized.
- 2. Input slew rate is specified by AC Input Test Condition.
- 3. IDD parameters are specified with ODT disabled.
- 4. Data bus consists of DQ, DM, DQS and DQS, IDD values must be met with all combinations of EMRS bits 10 and 11.
- 5. Definitions for IDD:

LOW is defined as $V_{IN} \le V_{IL}$ (AC) (max.). HIGH is defined as $V_{IN} \ge V_{IH}$ (AC) (min.). STABLE is defined as inputs stable at a HIGH or LOW level. FLOATING is defined as inputs at $V_{REF} = V_{DDQ}/2$ SWITCHING is defined as: Address and control signal Inputs are changed between HIGH and LOW every other clock cycle (once per two clocks), and DQ (not including mask or strobe) signal inputs are changed between HIGH and LOW every other data transfer (once per clock).

6. When $T_C \ge +85^{\circ}C$, IDD6 must be derated by 80%.

IDD6 will increase by this amount if TC \ge +85 °C and double refresh option is still enabled.

- 7. AC Timing for IDD test conditions
 - For purposes of IDD testing, the following parameters are to be utilized:

Parameter	DDR2-800 (5-5-5)	Unit
CL (IDD)	5	t _{ск}
tRCD (IDD)	12.5	ns
tRC (IDD)	57.5	ns
tRRD (IDD)	10	ns
tCK (IDD)	2.5	ns
tRAS (IDD) min.	45	ns
tRAS (IDD) max.	70000	ns
tRP (IDD)	12.5	ns
tRFC (IDD)	127.5	ns



AC Operating Conditions & Timing Specifications


AC Operating Conditions

Symbol	Parameter	DDR3	Unit	Note	
		Min.	Max.		
V _{IH} (AC)	Input High (Logic 1) Voltage	V _{REF} + 0.2	-	V	
V _{IL} (AC)	Input Low (Logic 0) Voltage	-	V _{REF} - 0.2	V	
V _{ID} (AC)	Input Differential Voltage	0.5	V _{DDQ} + 0.6	V	1
V _{IX} (AC)	Input Crossing Point Voltage	0.5 x V _{DDQ} - 0.175	0.5 x V _{DDQ} + 0.175	V	2
V _{OX} (AC)	Output Crossing Point Voltage	0.5 x V _{DDQ} - 0.125	0.5 x V _{DDQ} + 0.125	V	2

Note:

1. $V_{ID}(AC)$ specifies the input differential voltage $|V_{TR} - V_{CP}|$ required for switching, where V_{TR} is the true input signal (such as CLK, DQS) and V_{CP} is the complementary input signal (such as \overline{CLK} , \overline{DQS}). The minimum value is equal to $V_{IH}(AC) - V_{IL}(AC)$.

The typical value of V_{IX} / V_{OX}(AC) is expected to be about 0.5 x V_{DDQ} of the transmitting device and V_{IX} / V_{OX}(AC) is expected to track variations in V_{DDQ}. V_{IX} / V_{OX}(AC) indicates the voltage at which differential input / output signals must cross.



Input / Output Capacitance

Symbol	Parameter	DDR2-800		Unit	Note
Symbol		Min.	Max	Unit	NOLE
C _{IN1}	Input Capacitance (A0-A12, BA0-BA2, CKE, CS, RAS, CAS, WE, ODT)	1	1.75	pF	1
C _{IN2}	Input Capacitance, CLK and CLK	1	2	pF	1
C _{I/O}	DQS, DQS & Data Input/output Capacitance	2.5	3.5	pF	2
C _{IN3}	Input Capacitance (DM)	2.5	3.5	pF	2

Note:


1. Capacitance delta is 0.25 pF.

2. Capacitance delta is 0.5 pF.



AC Overshoot and Undershoot Specification

Item	Pin	DDR2-800	Unit
Maximum peak amplitude allowed for overshoot area ¹	Address, CKE, CS , RAS , CAS , WE , ODT, CLK, CLK , DQ, DQS, DQS , DM	0.5	V
Maximum peak amplitude allowed for undershoot area ²	Address, CKE, CS, RAS, CAS, WE, ODT, CLK, CLK, DQ, DQS, DQS, DM	0.5	V
Maximum overshoot area above VDD	Address, CKE, CS , RAS , CAS , WE , ODT	0.66	V-ns
	CLK, CLK, DQ, DQS, DQS, DM	0.23	V-ns
Maximum undershoot area below VSS	Address, CKE, CS , RAS , CAS , WE , ODT	0.66	V-ns
	CLK, CLK, DQ, DQS, DQS, DM	0.23	V-ns



Overshoot/Undershoot Definition



AC Operating Test Conditions

Parameter	Value	Unit	Note
Input reference voltage (VREF)	0.5 x V _{DDQ}	V	1
Input signal maximum peak swing (Vswing(max.))	1.0	V	1
Input signal minimum slew rate	1.0	V/ns	2,3
Input level	V _{IH} / V _{IL}	V	
Input timing measurement reference level	V _{REF}	V	
Output timing measurement reference level (Votr)	$0.5 \text{ x V}_{\text{DDQ}}$	V	4


Note:


1. Input waveform timing is referenced to the input signal crossing through the $V_{IH} / V_{IL}(AC)$ level applied to the device under test.

2. The input signal minimum slew rate is to be maintained over the range from V_{REF} to $V_{IH}(AC)$ (min.) for rising edges and the range from V_{REF} to $V_{IL}(AC)$ (max.) for falling edges as shown in the below figure.

3. AC timings are referenced with input waveforms switching from $V_{IL}(AC)$ to $V_{IH}(AC)$ on the positive transitions and $V_{IH}(AC)$ to $V_{IL}(AC)$ on the negative transitions.

4. The V_{DDQ} of the device under test is reference.







AC Timing Parameters & Specifications

Deremeter		0	DDR2-800		11.24	Note	
Parameter		Symbol	Min.	Max.	Unit	Note	
	CL = 6		2500				
	CL = 5		2500				
Clock Period	CL = 4	t _{ск} (avg)	3750	8000	ps	13	
	CL = 3		5000				
DQ Output Access Time f	rom CLK/ CLK	t _{AC}	-400	+400	ps	10	
CLK High Pulse Width		t _{сн} (avg)	0.48	0.52	t _{ск} (avg)	13	
CLK Low Pulse Width		t _{CL} (avg)	0.48	0.52	t _{ск} (avg)	13	
DQS Output Access Time	from CLK/ CLK	t _{DQSCK}	-350	+350	ps	10	
Clock to First Rising Edge	of DQS Delay	t _{DQSS}	-0.25	+0.25	t _{ск} (avg)		
Data-in and DM Setup Tin	ne (to DQS)	t _{DS} (base)	50	-	ps	4	
Data-in and DM Hold Time	e (to DQS)	t _{DH} (base)	125	-	ps	5	
DQ and DM Input Pulse V Input)	/idth (for Each	t _{DIPW}	0.35	-	t _{ск} (avg)		
Address and Control Input	t Setup Time	t _{lS} (base)	175	-	ps	4	
Address and Control Input	t Hold Time	t _⊮ (base)	250	-	ps	5	
Address and Control Input	t Pulse Width	t _{IPW}	0.6	-	t _{ск} (avg)		
DQS Input High Pulse Wie	dth	t _{DQSH}	0.35	-	t _{ск} (avg)		
DQS Input Low Pulse Wic	lth	t _{DQSL}	0.35	-	t _{ск} (avg)		
DQS Falling Edge to CLK Time	Rising Setup	t _{DSS}	0.2	-	t _{ск} (avg)		
DQS Falling Edge from Time	CLK Rising Hold	t _{DSH}	0.2	-	t _{ск} (avg)		
Data Strobe Edge to Outp	ut Data Edge	t _{DQSQ}	-	200	ps		
Data-out High-impedance CLK/ CLK	Window from	t _{HZ}	-	t _{AC} (max.)	ps	10	
Data-out Low-impedance CLK/ CLK	Window from	t _{LZ} (DQS)	t _{AC} (min.)	t _{AC} (max.)	ps	10	
DQ Low-impedance Wind CLK/ CLK	ow from	t _{LZ} (DQ)	2 x t _{AC} (min.)	t _{AC} (max.)	ps	10	
Half Clock Period		t _{HP}	Min (t _{CL} (abs), t _{CH} (abs))	-	ps	6,13	
DQ/DQS Output Hold Tim	e from DQS	t _{QH}	t _{HP} - t _{QHS}	-	ps		
DQ Hold Skew Factor		t _{QHS}	-	300	ps		
Active to Precharge Comr	nand	t _{RAS}	45	70K	ns		
Active to Active Command	d (Same Bank)	t _{RC}	57.5	-	ns		
Auto Refresh Row Cycle	Гime	t _{RFC}	127.5	-	ns		
Active to Read, Write Dela	ау	t _{RCD}	12.5	-	ns		
Precharge Command Per	iod	t _{RP}	12.5	-	ns		
Active Bank A to Active B	ank B Command	t _{RRD}	10	-	ns	20	




_		DDR	2-800		Note	
Parameter	Symbol	Min.	Max.	Unit		
Write Recovery Time	t _{WR}	15	-	ns	20	
Write Data In to Read Command Delay	t _{WTR}	7.5	-	ns	20	
Col. Address to Col. Address Delay	t _{CCD}	2	-	t _{ск}		
Average Periodic Refresh Interval $(0^{\circ}C \le T_{C} \le +85^{\circ}C \text{ or } -40^{\circ}C \le T_{C} \le +85^{\circ}C)$	t _{REFI}	-	7.8	μs		
Average Periodic Refresh Interval (85°C < T _C ≤ +95°C)	t _{REFI}	-	3.9	μs		
Average Periodic Refresh Interval (95°C < T _C ≤ +105°C)	t _{REFI}	-	1.95	μs		
Write Preamble	t _{WPRE}	0.35	-	t _{ск} (avg)		
Write Postamble	t _{WPST}	0.4	0.6	t _{ск} (avg)		
DQS Read Preamble	t _{RPRE}	0.9	1.1	t _{CK} (avg)	11	
DQS Read Postamble	t _{RPST}	0.4	0.6	t _{ск} (avg)	12	
Load Mode Register / Extended Mode Register Cycle Time	t _{MRD}	2	-	t _{ск}		
Auto Precharge Write Recovery + Precharge Time	t _{DAL}	WR + t _{nRP}	-	t _{ск}	1	
Internal Read to Precharge Command Delay	t _{RTP}	7.5	-	ns	20	
Exit Self Refresh to Read Command	t _{xsrd}	200	-	t _{CK}		
Exit Self Refresh to Non-Read Command	t _{xsnr}	t _{RFC} + 10	-	ns		
Exit Precharge Power-Down to Any Non- Read Command	t _{XP}	2	-	t _{ск}		
Exit Active Power-Down to Read Command	t _{XARD}	2	-	t _{CK}	3	
Exit Active Power-Down to Read Command (Slow Exit / Low Power Mode)	t _{xards}	8 - AL	-	t _{ск}	2,3	
CKE Minimum Pulse Width (High and Low Pulse Width)	t _{CKE}	3	-	t _{ск}		
Minimum Time Clocks Remain ON after CKE Asynchronously Drops Low	t _{DELAY}	t _{IS} + t _{CK} (avg) + t _{IH}	-	ns		
Output Impedance Test Driver Delay	t _{огт}	0	12	ns		
MRS Command to ODT Update Delay	t _{MOD}	0	12	ns		
ODT Turn-on Delay	t _{AOND}	2	2	t _{CK}	14,16	
ODT Turn-on	t _{AON}	t _{AC} (min.)	t _{AC} (max.) + 700	ps		
ODT Turn-on (Power-Down Mode)	t _{AONPD}	t _{AC} (min.) + 2000	2 x t _{CK} + t _{AC} (max.) + 1000	ps		
ODT Turn-off Delay	t _{AOFD}	2.5	2.5	t _{CK}	15,17,18	
ODT Turn-off	t _{AOF}	t _{AC} (min.)	t _{AC} (max.) + 600	ps		
ODT Turn-off (Power-Down Mode)	t _{AOFPD}	t _{AC} (min.) + 2000	2.5 x t _{CK} + t _{AC} (max.) + 1000	ps		
ODT to Power-Down Entry Latency	t _{ANPD}	3	-	t _{CK}		
ODT Power-Down Exit Latency	t _{AXPD}	8	-	t _{CK}		



Note:

- 1. t_{DAL}[nCLK] = WR[nCLK] + t_{nRP} [nCLK] = WR+RU{t_{RP}[ps]/t_{CK}(avg)[ps]}, where WR is the value programmed in the mode register set and RU status for round up.
- 2. AL: Additive Latency.
- 3. MRS A12 bit defines which Active Power-Down Exit timing to be applied.
- 4. The figures of Differential Input Waveform Timing 1 and 2 are referenced from the input signal crossing at the V_{IH}(AC) level for a rising signal and V_{IL}(AC) for a falling signal applied to the device under test.
- The figures of Differential Input Waveform Timing 1 and 2 are referenced from the input signal crossing at the V_{IL}(DC) level for a rising signal and V_{IH}(DC) for a falling signal applied to the device under test.



6. t_{HP} is the minimum of the absolute half period of the actual input clock. t_{HP} is an input parameter but not an input specification parameter. It is used in conjunction with t_{QHS} to derive the DRAM output timing t_{QH} . The value to be used for t_{QH} calculation is determined by the following equation;

 t_{HP} = Min ($t_{CH}(abs)$, $t_{CL}(abs)$), where:

 $t_{CH}(abs)$ is the minimum of the actual instantaneous clock HIGH time;

t_{CL}(abs) is the minimum of the actual instantaneous clock LOW time;

- 7. t_{QHS} accounts for:
 - a. The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and
 - b. The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and p-channel to n-channel variation of the output drivers.
- 8. $t_{QH} = t_{HP} t_{QHS}$, where:

 t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.}

Examples:

- a. If the system provides t_{HP} of 825 ps into a DDR2-1066 SDRAM, the DRAM provides t_{QH} of 575 ps minimum.
- b. If the system provides t_{HP} of 900 ps into a DDR2-1066 SDRAM, the DRAM provides t_{QH} of 650 ps minimum.
- 9. RU stands for round up. WR refers to the tWR parameter stored in the MRS.
- When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual t_{ERR}(6-10per) of the input clock. (output de-ratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR2- 1066 SDRAM has $t_{ERR}(6-10per)(min.) = -202 \text{ ps}$ and $t_{ERR}(6-10per)(max.) = +223 \text{ ps}$, then $t_{DQSCK}(min.)(derated) = t_{DQSCK}(min.) - t_{ERR}(6-10per)(max.) = -300 \text{ ps} - 223 \text{ ps} = -523 \text{ ps}$ and $t_{DQSCK}(max.)(derated) = t_{DQSCK}(max.) - t_{ERR}(6-10per)(min.) = 300 \text{ ps} + 202 \text{ ps} = +502 \text{ ps}$. Similarly, $t_{LZ}(DQ)$ for DDR2-1066 de-rates to $t_{LZ}(DQ)(min.)(derated) = -700 \text{ ps} - 223 \text{ ps} = -923 \text{ ps}$ and $t_{LZ}(DQ)(max.)(derated) = 350 \text{ ps} + 202 \text{ ps} = +552 \text{ ps}$.

11. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual t_{JIT}(per) of the input clock. (output de-ratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR2-1066 SDRAM has $t_{JIT}(per)(min.) = -72 \text{ ps and } t_{JIT}(per)(max.) = +63 \text{ ps, then } t_{RPRE}(min.)(derated) = t_{RPRE}(min.) + t_{JIT}(per)(min.) = 0.9 \text{ x } t_{CK}(avg) - 72 \text{ ps } = +1615.5 \text{ ps and } t_{RPRE}(max.)(derated) = t_{RPRE}(max.) + t_{JIT}(per)(max.) = 1.1 \text{ x } t_{CK}(avg) + 63 \text{ ps } = +2125.5 \text{ ps.}$

12. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual t_{JIT}(duty) of the input clock. (output de-ratings are relative to the SDRAM input clock.)



For example, if the measured jitter into a DDR2-1066 SDRAM has $t_{JIT}(duty)(min.) = -72$ ps and $t_{JIT}(duty)(max.) = +63$ ps, then $t_{RPST}(min.)(derated) = t_{RPST}(min.) + t_{JIT}(duty)(min.) = 0.4 x t_{CK}(avg) - 72$ ps = + 678 ps and $t_{RPST}(max.)(derated) = t_{RPST}(max.) + t_{JIT}(duty)(max.) = 0.6 x t_{CK}(avg) + 63$ ps = + 1188 ps.

- 13. Refer to the Clock Jitter table.
- 14. ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on.
 - ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} .
- 15. ODT turn off time min is when the device starts to turn off ODT resistance.

ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .

- 16. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual t_{ERR}(6-10per) of the input clock. (output de-ratings are relative to the SDRAM input clock.)
- 17. When the device is operated with input clock jitter, this parameter needs to be derated by {- t_{JIT}(duty)(max.) t_{ERR}(6-10per)(max.)} and {- t_{JIT}(duty)(min.) t_{ERR}(6-10per)(min.)} of the actual input clock. (output deratings are relative to the SDRAM input clock.)

 $\begin{array}{l} \mbox{For example, if the measured jitter into a DDR2-1066 SDRAM has $t_{ERR}(6-10per)(min.) = -202 $ps, $t_{ERR}(6-10per)(max.) = +223 $ps, $t_{JIT}(duty)(min.) = -66 $ps and $t_{JIT}(duty)(max.) = +74 $ps, then $t_{AOF}(min.)(derated) = $t_{AOF}(min.) + {-t_{JIT}(duty)(max.) - t_{ERR}(6-10per)(max.)} = -350 $ps + {-74 $ps - 223 $ps} = -647 $ps and $t_{AOF}(max.)(derated) = $t_{AOF}(max.) + {-t_{JIT}(duty)(min.) - t_{ERR}(6-10per)(min.)} = 950 $ps + {66 $ps + 202 $ps} = -1218 $ps. \\ \end{array}$

18. For t_{AOFD} of DDR2-800/1066, the 1/2 clock of t_{CK} in the 2.5 x t_{CK} assumes a t_{CH}(avg), average input clock HIGH pulse width of 0.5 relative to t_{CK}(avg). t_{AOF}(min.) and t_{AOF}(max.) should each be derated by the same amount as the actual amount of t_{CH}(avg) offset present at the DRAM input with respect to 0.5.

For example, if an input clock has a worst case $t_{CH}(avg)$ of 0.48, the $t_{AOF}(min.)$ should be derated by subtracting 0.02 x $t_{CK}(avg)$ from it, whereas if an input clock has a worst case $t_{CH}(avg)$ of 0.52, the $t_{AOF}(max.)$ should be derated by adding 0.02 x $t_{CK}(avg)$ to it. Therefore, we have;

 $t_{AOF}(min.)(derated) = t_{AC}(min.) - [0.5 - Min(0.5, t_{CH}(avg)(min.))] \times t_{CK}(avg)$

 $t_{AOF}(max.)(derated) = t_{AC}(max.) + 0.6 + [Max(0.5, t_{CH}(avg)(max.)) - 0.5] x t_{CK}(avg) or$

 $t_{AOF}(min.)(derated) = Min(t_{AC}(min.), t_{AC}(min.) - [0.5 - t_{CH}(avg)(min.)] \times t_{CK}(avg))$

 $t_{AOF}(max.)(derated) = 0.6 + Max(t_{AC}(max.), t_{AC}(max.) + [t_{CH}(avg)(max.) - 0.5] x t_{CK}(avg))$, where:

 $t_{CH}(avg)(min.)$ and $t_{CH}(avg)(max.)$ are the minimum and maximum of $t_{CH}(avg)$ actually measured at the DRAM input balls.

- 19. The DDR2-800 device does not support Write with Auto Precharge function.
- 20. This parameter has a two clock minimum requirement at any t_{CK} .



ODT DC Electrical Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
Rtt1(eff)	Rtt Effective Impedance Value for 75Ω Setting EMRS(1) [A6, A2] = 0, 1	60	75	90	Ω
Rtt2(eff)	Rtt Effective Impedance Value for 150Ω Setting EMRS(1) [A6, A2] = 0, 1	120	150	180	Ω
Rtt3(eff)	Rtt Effective Impedance Value for 50Ω Setting EMRS(1) [A6, A2] = 0, 1	40	50	60	Ω
ΔVM	Deviation of VM with respect to $V_{DDQ}/2$	-6	-	+6	%

Note:

Measurement Definition for Rtt(eff) :

Rtt(eff) is determined by separately applying $V_{IH}(AC)$ and $V_{IL}(AC)$ to test pin, and then measuring current $I(V_{IH}(AC))$ and $I(V_{IL}(AC))$ respectively.

Measurement Definition for ΔVM : Measure voltage (VM) at test pin with no load

$$\Delta VM = \left(\frac{2 \times VM}{V_{DDQ}} - 1\right) \times 100\%$$

ODT DC Electrical Characteristics

Parameter	Min.	Тур.	Max.	Unit	Note
Output Impedance	12.6	18	23.4	Ω	1
Pull-up and Pull-down Mismatch	0	-	4	Ω	1,2,3
Output Slew Rate	1.5	-	5	V/ns	1,4,5

Note:

1. Absolute specifications: the operation range of Voltage and Temperature.

2. Impedance measurement condition for output source DC current: $V_{DDQ} = 1.7V$; $V_{OUT} = 1,420$ mV; $(V_{OUT} - V_{DDQ})/IOH$ must be less than 23.4 Ω for values of V_{OUT} between V_{DDQ} and $V_{DDQ} - 280$ mV. Impedance measurement condition for output sink DC current: $V_{DDQ} = 1.7V$; $V_{OUT} = 280$ mV; V_{OUT}/I_{OL} must be less than 23.4 Ω for values of V_{OUT} between 0V and 280mV.

3. Mismatch is absolute value between pull-up and pull-down; both are measured at same temperature and voltage.

4. Slew rate measured from $V_{IL}(AC)$ to $V_{IH}(AC)$.

5. The absolute value of the slew rate as measured from DC to DC is equal to or greater than the slew rate as measured from AC to AC.



Clock Jitter

Parameter	Symbol	DDR	2-800	Unit	Note
Falameter	Symbol	Min.	Max	Unit	Note
Average Clock Period	t _{ск} (avg)	2500	8000	ps	1
Clock Period Jitter	t _{JIT} (per)	-100	100	ps	5
Clock Period Jitter During DLL Locking Period	t _{JIT} (per, lck)	-80	80	ps	5
Cycle to Cycle Period Jitter	t _{JIT} (cc)	-200	200	ps	6
Cycle to Cycle Period Jitter During DLL Locking Period	t _{JIT} (cc, lck)	-160	160	ps	6
Cumulative Error Across 2 Cycles	t _{ERR} (2per)	-150	150	ps	7
Cumulative Error Across 3 Cycles	t _{ERR} (3per)	-175	175	ps	7
Cumulative Error Across 4 Cycles	t _{ERR} (4per)	-200	200	ps	7
Cumulative Error Across 5 Cycles	t _{ERR} (5per)	-200	200	ps	7
Cumulative Error Across n = 6,7,8,9,10 Cycles	t _{ERR} (6-10per)	-300	300	ps	7
Cumulative Error Across n = 11,12,,49,50 Cycles	t _{ERR} (11-50per)	-450	450	ps	7
Average High Pulse Width	t _{сн} (avg)	0.48	0.52	t _{ск} (avg)	2
Average Low Pulse Width	t _{CL} (avg)	0.48	0.52	t _{ск} (avg)	3
Duty Cycle Jitter	t _{JIT} (duty)	-100	100	ps	4

Note:

1. t_{CK}(avg) is calculated as the average clock period across any consecutive 200 cycle window.

$$\mathbf{t}_{\mathbf{CK}}(\mathbf{avg}) = \left\{ \sum_{j=1}^{N} \mathbf{t}_{\mathbf{CK}j} \right\} / \mathbf{N}$$

2. t_{CH}(avg) is defined as the average HIGH pulse width, as calculated across any consecutive 200 HIGH pulses.

$$\mathbf{t}_{CH} (avg) = \left\{ \sum_{j=1}^{N} \mathbf{t}_{CHj} \right\} / (N \times \mathbf{t}_{CK} (avg))$$

3. $t_{CL}(avg)$ is defined as the average LOW pulse width, as calculated across any consecutive 200 LOW pulses.

$$\mathbf{t}_{CL} (\text{avg}) = \left\{ \sum_{j=1}^{N} \mathbf{t}_{CLj} \right\} / (N \times \mathbf{t}_{CK} (\text{avg}))$$

$$N = 200$$

- 4. $t_{JIT}(duty)$ is defined as the cumulative set of t_{CH} jitter and t_{CL} jitter. t_{CH} jitter is the largest deviation of any single t_{CL} from $t_{CH}(avg)$. from $t_{CH}(avg)$. t_{CL} jitter is the largest deviation of any single t_{CL} from $t_{CL}(avg)$. $t_{JIT}(duty)$ is not subject to production test. $t_{JIT}(duty) = Min./Max.$ of $\{t_{JIT}(CH), t_{JIT}(CL)\}$, where: $t_{JIT}(CH) = \{t_{CH}j - t_{CH}(avg) \text{ where } j = 1 \text{ to } 200\}$
 - $t_{JIT}(CL) = \{t_{CL}j t_{CL}(avg) \text{ where } j = 1 \text{ to } 200\}$
- 5. $t_{JIT}(per)$ is defined as the largest deviation of any single t_{CK} from $t_{CK}(avg)$. $t_{JIT}(per) = Min./Max.$ of { t_{CK}] - $t_{CK}(avg)$ where j =1 to 200} $t_{JIT}(per)$ defines the single period jitter when the DLL is already locked. $t_{JIT}(per, Ick)$ uses the same definition for single period jitter, during the DLL locking period only. $t_{JIT}(per)$ and $t_{JIT}(per, Ick)$ are not subject to production testing.



t_{JIT}(cc) is defined as the difference in clock period between two consecutive clock cycles: t_{JIT}(cc) = Max. of |t_{CK}i +1 - t_{CK}i|

 $t_{JIT}(cc)$ defines the cycle to cycle jitter when the DLL is already locked. $t_{JIT}(cc, lck)$ uses the same definition for cycle to cycle jitter, during the DLL locking period only. $t_{JIT}(cc)$ and $t_{JIT}(cc, lck)$ are not subject to production testing.

 t_{ERR}(nper) is defined as the cumulative error across multiple consecutive cycles from tCK (avg). t_{ERR}(nper) is not subject to production testing.

$$\mathbf{t}_{\text{ERR}} \text{ (nper)} = \left\{ \sum_{j=1}^{N} \mathbf{t}_{\text{CK}j} \right\} - \mathbf{n} \times \mathbf{t}_{\text{CK}} \text{ (avg)}$$

$2 \le n \le 50$ for t_{ERR} (nper)

8. These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times. (Min. and max. of SPEC values are to be used for calculations in the table below.)

Parameter	Symbol	DDR2-800						
Faranieter	Symbol	Min.	Мах	Unit				
Absolute Clock Period	t _{ск} (abs)	t _{ск} (avg)(min.) + t _{JIT} (per)(min.)	t _{ск} (avg)(max.) + t _{лг} (per)(max.)	ps				
Absolute Clock High Pulse Width	t _{CH} (abs)	t _{CH} (avg)(min.) x t _{CK} (avg)(min.) + t _{JIT} (duty)(min.)	t _{CH} (avg)(max.) x t _{CK} (avg)(max.) + t _{JIT} (duty)(max.)	ps				
Absolute Clock Low Pulse Width	t _{CL} (abs)	t _{CL} (avg)(min.) x t _{CK} (avg)(min.) + t _{JIT} (duty)(min.)	t _{CL} (avg)(max.) x t _{CK} (avg)(max.) + t _{JIT} (duty)(max.)	ps				

Example: For DDR2-800, t_{CH}(abs)(min.) = (0.48 x 2500ps) - 100 ps = 1100 ps

Input Slew Rate De-rating

For all input signals the total t_{IS} , t_{DS} (setup time) and t_{IH} , t_{DH} (hold time) required is calculated by adding the data sheet t_{IS} (base), t_{DS} (base) and t_{IH} (base), t_{DH} (base) value to the Δt_{IS} , Δt_{DS} and Δt_{IH} , Δt_{DH} de-rating value respectively. Example: t_{DS} (total setup time) = t_{DS} (base) + Δt_{DS} .

Setup (t_{IS} , t_{DS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IH}(AC)(min.)$. Setup (t_{IS} , t_{DS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IL}(AC)(max.)$. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF}(DC)$ to AC region', use nominal slew rate for de-rating value (See the figure of Slew Rate Definition Nominal).

If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF}(DC)$ to AC region', the slew rate of a tangent line to the actual signal from the AC level to DC level is used for de-rating value (see the figure of Slew Rate Definition Tangent).

Hold (t_{IH} , t_{DH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)(max.)$ and the first crossing of $V_{REF}(DC)$. Hold (t_{IH} , t_{DH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)(min.)$ and the first crossing of $V_{REF}(DC)$. If the actual signal is always later than the nominal slew rate line between shaded 'DC level to $V_{REF}(DC)$ region', use nominal slew rate for de-rating value (See the figure of Slew Rate Definition Nominal).

If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'DC to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the DC level to $V_{REF}(DC)$ level is used for de-rating value (see the figure of Slew Rate Definition Tangent).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached V_{IH} / $V_{IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach V_{IH} / $V_{IL}(AC)$.

For slew rates in between the values listed in the tables below, the de-rating values may be obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.




De-rating Value of $t_{\text{DS}}/t_{\text{DH}}$ with Differential DQS

			DQS, DQS Differential Slew Rate																	
		4.0 \	//ns	3.0	//ns	2.0	V/ns	1.8	1.8 V/ns 1.6 V/ns		1.4 V/ns 1.2 V		1.2 V/ns		1.0 V/ns		0.8 V/ns		Unit	
		∆t _{DS}	∆t _{DH}	∆t _{DS}	∆t _{DH}	∆t _{DS}	Δt_{DH}	∆t _{DS}	∆t _{DH}	∆t _{DS}	∆t _{DH}	∆t _{DS}	Δt_{DH}	∆t _{DS}	∆t _{DH}	∆t _{DS}	∆t _{DH}	∆t _{DS}	∆t _{DH}	Unit
	2.0	+100	+45	+100	+45	+100	+45	-	-	-	-	-	-	-	-	-	-	-	-	ps
	1.5	+67	+21	+67	+21	+67	+21	+79	+33	-	-	-	-	-	-	-	-	-	-	ps
(Su/N)	1.0	0	0	0	0	0	0	+12	+12	+24	+24	-	-	-	-	-	-	-	-	ps
te ('	0.9	-	-	-5	-14	-5	-14	+7	-2	+19	+10	+31	+22	-	-	-	-	-	-	ps
/ Rate	0.8	-	-	-	-	-13	-31	-1	-19	+11	-7	+23	+5	+35	+17	-	-	-	-	ps
Slew	0.7	-	-	-	-	-	-	-10	-42	+2	-30	+14	-18	+26	-6	+38	+6	-	-	ps
DQ S	0.6	-	-	-	-	-	-	-	-	-10	-59	+2	-47	+14	-35	+26	-23	+38	-11	ps
	0.5	-	-	-	-	-	-	-	-	-	-	-24	-89	-12	-77	0	-65	+12	-53	ps
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-52	-140	-40	-126	-28	-116	ps

De-rating Value of $t_{\text{IS}}/t_{\text{IH}}$

				CLK, CLK Diffe	erential Slew Rate						
		2.0 V/ns 1.5 V/ns 1.0 V/ns									
		∆t _{ls}	∆t _{iH}	∆t _{is}	∆t _{iH}	∆t _{is}	∆t _{iH}	Unit			
	4.0	+150	+94	+180	+124	+210	+154	ps			
	3.5	+143	+89	+173	+119	+203	+149	ps			
	3.0	+133	+83	+163	+113	+193	+143	ps			
((2.5	+120	+75	+150	+105	+180	+135	ps			
(Su/V)	2.0	+100	+45	+130	+75	+160	+105	ps			
te (1.5	+67	+21	+97	+51	+127	+81	ps			
/ Ra	1.0	0	0	+30	+30	+60	+60	ps			
Slew Rate	0.9	-5	-14	+25	+16	+55	+46	ps			
ss	0.8	-13	-31	+17	-1	+47	+29	ps			
Address	0.7	-22	-54	+8	-24	+38	+6	ps			
	0.6	-34	-83	-4	-53	+26	-23	ps			
Command /	0.5	-60	-125	-30	-95	0	-65	ps			
maı	0.4	-100	-188	-70	-158	-40	-128	ps			
mo	0.3	-168	-292	-138	-262	-108	-232	ps			
С С	0.25	-200	-375	-170	-345	-140	-315	ps			
	0.2	-325	-500	-295	-470	-265	-440	ps			
	0.15	-517	-708	-487	-678	-457	-648	ps			
	0.1	-1000	-1125	-970	-1095	-940	-1065	ps			






Slew Rate Definition Nominal



Slew Rate Definition Tangent





Command Truth Table

Command			CKE (n-1) ⁷	CKE (n) ⁷	CS	RAS	CAS	WE	DM	BA0- BA2	A10/AP	A12-A11, A9-A0	Note
(Extended) Mode Regis	ster Set		Н	Н	L	L	L	L	х		OP COD)E	1,2
Refresh	Auto Refresh	Entry	н	H	L	L	L	н	х		Х		10,12
T C II C S II	Self Refresh	Exit	L	Н	L	H X	H X	H X	x		Х		6,9,12
Bank Active	;		Н	H	L	L	Н	Н	X	V	Row A	ddress	
Read	Auto Prechar	-	н	н	L	н	L	н	x	V	L H	Column Address (A9-A0)	1,3
Write	Auto Prechar	ge Disable	н	Н	L	н	L	L	x	V	L	Column Address	1,3,17
Precharge	Bank Selection	-	н	н	L	L	Н	L	x	V X	L	(A9-A0) X	
A stine Deve		Entry	н	L	H L	X H	X H	X H	х				4,11, 12,15
Active Powe	er-Down	Exit	L	н	H L	X H	X H	X H	х		Х		4,8, 12,15
Durahanna	Entry		н	L	H L	X H	X H	X H	х	- x			4,11, 12,15
Precharge Power-Down Exit		Exit	L	н	H L	X H	X H	X H	х				4,8, 12,15
DM			Н	н		· >	<		V		Х		16
Device Deselect			Н	Х	Н	X	Х	Х	X		Х		
No Operatio	on		H		L	H d Code	H V = Vali	H H	X Don't	Care H	X H = L ogic H	igh, L = Lo	

- 1. BA during a MRS/EMRS command selects which mode register is programmed.
- 2. MRS/EMRS can be issued only at all bank Precharge state.
- 3. Burst Reads or Writes at BL = 4 cannot be terminated or interrupted.
- 4. The Power-Down mode does not perform any Refresh operations. The duration of Power-Down is limited by the Refresh requirements. Need one clock delay to entry and exit mode.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 6. Self Refresh Exit is asynchronous.
- 7. CKE(n) is the logic state of CKE at clock edge n; CKE(n-1) was the state of CKE at the previous clock edge.
- 8. All states not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 9. On Self Refresh, Exit Deselect or NOP commands must be issued on every clock edge occurring during the t_{XSNR} period. Read commands may be issued only after t_{XSRD} is satisfied.
- 10. Self Refresh mode can only be entered from all banks Idle state.
- 11. Power-Down and Self Refresh cannot be entered while Read or Write operations, MRS/EMRS operations or Precharge operations are in progress.
- 12. Minimum CKE HIGH / LOW time is t_{CKE}(min).
- 13. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 14. CKE must be maintained HIGH while the device is in OCD calibration mode.
- 15. ODT must be driven HIGH or LOW in Power-Down if the ODT function is enabled.
- 16. Used to mask write data, provided coincident with the corresponding data.
- 17. The DDR2-800 device does not support Write with Auto Precharge function.



Power On and Initialization


DDR2 SDRAM must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

Power-Up and Initialization Sequence

The following sequence is required for Power-Up and Initialization.

- 1. Apply power and attempt to maintain CKE below 0.2 x V_{DDQ} and ODT¹ at a low state (all other inputs may be undefined).
 - V_{DD}², V_{DDL}² and V_{DDQ} are driven from a single power converter output, AND
 - V_{TT} is limited to 0.95V max, AND
 - V_{REF} tracks V_{DDQ}/2
 - or
 - Apply V_{DD}² before or at the same time as V_{DDL}.
 - Apply V_{DDL}² before or at the same time as V_{DDQ}.
 - Apply V_{DDQ} before or at the same time as V_{TT} and V_{REF} .
 - at least one of these two sets of conditions must be met.
- 2. Start clock and maintain stable condition.
- 3. For the minimum of 200us after stable power and clock (CLK, CLK), then apply NOP or Deselect and take CKE High.
- 4. Waiting minimum of 400ns then issue Precharge commands for all banks of the device. NOP or Deselect applied during 400ns period.
- 5. Issue EMRS(2) command. (To issue EMRS(2) command, provide "LOW" to BA0 and BA2, "HIGH" to BA1.)
- 6. Issue EMRS(3) command. (To issue EMRS(3) command, provide "LOW" to BA2 and "HIGH" to BA0 and BA1.)
- 7. Issue EMRS(1) to enable DLL. (To issue "DLL Enable" command, provide "LOW" to A0, "HIGH" to BA0 and "LOW" to BA1 and BA2 and A9 = A8 = A7 = "LOW" must be used when issuing this command.)
- 8. Issue a Mode Register Set command for "DLL reset"³.
- (To issue DLL reset command, provide "HIGH" to A8 and "LOW" to BA0-2)
- 9. Issue Precharge commands for all banks of the device.
- 10. Issue 2 or more Auto Refresh commands.
- 11. Issue a Mode Register Set command with LOW to A8 to initialize device operation. (To program operation parameters without resetting the DLL.)
- 12. At least 200 clocks after step 8, execute OCD calibration (Off Chip Driver impedance adjustment).
- 13. If OCD calibration is not used, EMRS(1) OCD default command (A9=A8= A7=1) followed by EMRS(1) OCD
- calibration mode exit command (A9=A8=A7=0) must be issued with other operating parameters of EMRS(1).
- 14. The DDR2 SDRAM is now ready for normal operation.

- 1) To guarantee ODT off, V_{REF} must be valid and a low level must be applied to the ODT pin.
- 2) If DC voltage level of V_{DDL} or V_{DD} is intentionally changed during normal operation, (for example, for the purpose of V_{DD} corner test, or power saving) "DLL Reset" must be executed.
- 3) Every "DLL enable" command resets DLL. Therefore sequence 8 can be skipped during power up. Instead of it, the additional 200 cycles of clock input is required to lock the DLL after enabling DLL.



Initialization Sequence after Power-Up




Mode Register Definition

Mode Register Set [MRS]

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM. It programs CAS latency, burst length, burst type, test mode, DLL reset, WR and various vendor specific options to make the device useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after Power-Up for proper operation. The mode register is written by asserting LOW on CS, RAS, CAS, WE, BA0, BA1 and BA2 (The device should be in all bank Precharge with CKE already high prior to writing into the mode register). The state of address pins A0~A12 in the same cycle as CS, RAS, CAS, WE, BA0, BA1 and BA2 going LOW are written in the mode register

The t_{MRD} time is required to complete the write operation to the mode register. The mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length is defined by A0 ~ A2. Burst address sequence type is defined by A3, CAS latency (read latency from column address) is defined by A4 ~ A6. The DDR2 doesn't support half clock latency mode. A7 is used for test mode. A8 is used for DLL reset. A7 must be set too low for normal MRS operation. Write recovery time WR is defined by A9 ~ A11. Refer to the table for specific codes.




- 1. BA2 and A13-A15 are reserved for future use and must be set to 0 when programming the Mode Register.
- WR(min.) (write recovery for Auto Precharge) is determined by t_{CK}(max.) and WR(max.) is determined by t_{CK}(min.) WR in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up a non-integer value to the next integer (WR[cycles] = t_{WR} (ns)/ t_{CK} (ns)). The mode register must be programmed to this value. This is also used with t_{RP} to determine t_{DAL}.
- 3. The DDR2-800 device does not support Write with Auto Precharge function. WR must be set A11~A9 to 000.



Burst Address	Ordering for	Burst Length
----------------------	--------------	--------------

Burst Length	Starting Column Address (A2,A1,A0)	Sequential Mode	Interleave Mode
	000	0, 1, 2, 3	0, 1, 2, 3
4	001	1, 2, 3, 0	1, 0, 3, 2
4	010	2, 3, 0, 1	2, 3, 0, 1
	011	3, 0, 1, 2	3, 2, 1, 0
	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
8	011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
0	100	4; 5, 6, 7, 0, 1, 2, 3	4; 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 5, 4, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

Mode Register Set



Note:

1. MRS can be issued only at all banks precharge state.

2. Minimum t_{RP} is required to issue MRS command.

DLL Enable / Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization, and upon returning to normal operation after having the DLL disabled for the purpose of debug or evaluation (upon exiting Self Refresh Mode, the DLL is enabled automatically). Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Output Drive Strength


The normal drive strength for all outputs is specified to be SSTL_18. The device also supports a weak drive strength option, intended for lighter load and/or point-to-point environments.



Extended Mode Register Set-1 [EMRS(1)]

The EMRS(1) stores the data for enabling or disabling DLL, output driver strength, additive latency, ODT, disable \overline{DQS} , OCD program. The default value of the EMRS(1) is not defined, therefore EMRS(1) must be written after power up for proper operation. The EMRS(1) is written by asserting LOW on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA2 and HIGH on BA0 (The device should be in all bank Precharge with CKE already high prior to writing into EMRS(1)). The state of address pins A0~A12 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA2 going LOW and BA0 going HIGH are written in the EMRS(1).

The t_{MRD} time is required to complete the write operation to the EMRS(1). The EMRS(1) contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. A1 is used for reducing output driver strength. The additive latency is defined by A3~A5. A7~A9 are used for OCD control. A10 is used for DQS disable. ODT setting is defined by A2 and A6.



In single ended mode, the DQS signals are internally disabled and don't care.

- 1. A11 is reserved for future use and must be set to 0.
- 2. When adjustable mode of driver impedance is issued, the previously set value of AL must be applied.
- 3. After setting to default state of driver impedance, OCD calibration mode needs to be exited by setting A9~A7 to 000.
- 4. Output disabled DQs, DQSs, DQS s. This feature is used in conjunction with DIMM IDD measurements when IDDQ is not desired to be included.




Extended Mode Register Set-2 [EMRS(2)]

The EMRS(2) stores the data for enabling or disabling high temperature self refresh rate. The default value of the EMRS(2) is not defined, therefore EMRS(2) must be written after power up for proper operation. The EMRS(2) is written by asserting LOW on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA0 and BA2 and HIGH on BA1 (The device should be in all bank Precharge with

CKE already high prior to writing into EMRS(2)). The state of address pins A0~A12 in the same cycle as CS, RAS,

CAS, WE, BA0 and BA2 going LOW and BA1 going HIGH are written in the EMRS(2).


The t_{MRD} time is required to complete the write operation to the EMRS(2). The EMRS(2) contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the idle state. A7 is used for high temperature self refresh rate enable or disable.



- 1. A0~A2, A4~A6 and A8~A12 are reserved for future use and must be set to 0.
- 2. User may enable or disable the DCC (Duty Cycle Corrector) by programming A3 bit accordingly.
- If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified address range will be lost if self refresh is entered. Data integrity will be maintained if t_{REF} conditions are met and no Self Refresh command is issued. If the PASR feature is not supported, EMRS(2)[A0-A2] must be set to 000 when programming EMRS(2).



Extended Mode Register Set-3 [EMRS(3)]




Note:

1. EMRS(3) is reserved for future. All bits except BA0 and BA1 are reserved for future use and must be set to 0 when setting to mode register during initialization.



Off-Chip Driver (OCD) Impedance Adjustment

DDR2 SDRAM supports driver calibration feature. Every calibration mode command should be followed by "OCD calibration mode exit" before any other command being issued. MRS should be set before entering OCD impedance adjustment and ODT (On Die Termination) should be carefully controlled depending on system environment.



OCD Flow Chart



EMRS(1) for OCD Impedance Adjustment

OCD impedance adjustment can be done using the following EMRS(1) mode. In drive mode, all outputs are driven out by DDR2 SDRAM. In Drive-1mode, all DQ, DQS signals are driven HIGH and all \overline{DQS} signals are driven LOW. In Drive-0

mode, all DQ, DQS signals are driven LOW and all DQS signals are driven HIGH. In adjustable mode, BL = 4 of

operation code data must be used. In case of OCD default state, output driver characteristics have a nominal impedance value of 18 Ω during nominal temperature and voltage conditions. Output driver characteristics for OCD default state are specified in OCD default characteristics table. OCD applies only to normal full strength output drive setting defined by EMRS(1) and if weak strength is set or adjustable mode is used, OCD default output driver characteristics are not applicable. After OCD calibration is completed or driver strength is set to default, subsequent EMRS(1) commands not intended to adjust OCD characteristics must specify A9-A7 as '000' in order to maintain the default or calibrated value.

A9	A8	A7	Operation
0	0	0	OCD calibration mode exit
0	0	1	Device-1: DQ, DQS High and DQS Low
0	1	0	Device-0: DQ, DQS Low and DQS High
1	0	0	Adjustable mode
1	1	1	OCD default mode

Adjust OCD Impedance


To adjust output driver impedance, controllers must issue EMRS(1) command for adjustable mode along with a 4bit burst code to DDR2 SDRAM as in the following table. For this operation, Burst Length has to be set to BL = 4 via MRS command before activating OCD and controllers must drive this burst code to all DQs at the same time. DT0 in the following table means all DQ bits at bit time 0, DT1 at bit time 1, and so forth. The driver output impedance is adjusted for all DQs simultaneously and after OCD calibration, all DQs of a given device will be adjusted to the same driver strength setting.

The maximum step count for adjustment is 16 and when the limit is reached, further increment or decrement code has no effect. The default setting may be any step within the 16 step range. When Adjustable mode command is issued, AL from previously set value must be applied.

DT0	DT1	DT2	DT3	Pull-up Driver Strength	Pull-down Driver Strength		
0	0	0	0	NOP	NOP		
0	0	0	1	Increase by 1 step	NOP		
0	0	1	0	Decrease by 1 step	NOP		
0	1	0	0	NOP	Increase by 1 step		
1	0	0	0	NOP	Decrease by 1 step		
0	1	0	1	Increase by 1 step	Increase by 1 step		
0	1	1	0	Decrease by 1 step	Increase by 1 step		
1	0	0	1	Increase by 1 step	Decrease by 1 step		
1	0	1	0	Decrease by 1 step	Decrease by 1 step		
	Others			Reserved	Reserved		




OCD Adjustable Mode



Note:

For proper operation of adjustable mode, WL = RL - 1 = AL + CL - 1 clocks and t_{DS} / t_{DH} should be met as the above timing diagram. For input data pattern for adjustment, DT0 - DT3 is a fixed order and "not affected by MRS addressing mode (ie. sequential or interleave).

OCD Driver Mode




Note:

Drive mode, both Drive-1 and Drive-0, is used for controllers to measure DDR2 SDRAM driver impedance. In this mode, all outputs are driven out t_{OIT} after "enter drive mode" command and all output drivers are turned-off t_{OIT} after "OCD calibration mode exit" command as the above timing diagram.



ODT (On Die Termination)


On Die Termination (ODT) is a feature that allows a DDR2 SDRAM to turn on/off termination resistance for each DQ, all DQS/\overline{DQS} , and all DM signals via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all devices. The ODT function is supported for Active and Standby modes. ODT is turned off and not supported in Self Refresh mode.



Timing for ODT Update Delay


Note:

 t_{AOFD} must be met before issuing EMRS(1) command. ODT must remain low for the entire duration of t_{MOD} window.




ODT Timing for Active and Standby Mode






ODT Timing for Power-Down Mode








ODT Timing Mode Switch at Entering Power-Down Mode





ODT Timing Mode Switch at Exiting Power-Down Mode



Essential Functionality for DDR2 SDRAM

Precharge

The Precharge command is used to precharge or close a bank that has activated. The command is issued when \overline{CS} ,

RAS and WE are LOW and CAS is HIGH at the rising edge of the clock. The Precharge command can be used to

precharge each bank respectively or all banks simultaneously. The bank select addresses (BA0- BA2) and A10 are used to define which bank is precharged when the command is initiated. For write cycle, t_{WR} (min.) must be satisfied until the Precharge command can be issued. After t_{RP} from the precharge, a Bank Active command to the same bank can be initiated.

A10/AP	BA2	BA1	BA0	Precharge
0	0	0	0	Bank A Only
0	0	1	0	Bank B Only
0	0	0	1	Bank C Only
0	0	1	1	Bank D Only
0	1	0	0	Bank E Only
0	1	0	1	Bank F Only
0	1	1	0	Bank G Only
0	1	1	1	Bank H Only
1	Х	Х	Х	All Banks

Bank Selection for Precharge by Address bits

NOP & Device Deselect

The device should be deselected by deactivating the CS signal. In this mode, DDR2 SDRAM would ignore all the control


inputs. The DDR2 SDRAM are put in NOP mode when CS is active and by deactivating RAS, CAS and WE. For both Deselect and NOP, the device should finish the current operation when this command is issued.



Bank Active

The Bank Active command is issued by holding \overrightarrow{CAS} and \overrightarrow{WE} HIGH with \overrightarrow{CS} and \overrightarrow{RAS} LOW at the rising edge of the clock (CLK). The DDR2 SDRAM has four independent banks, so two Bank Select addresses (BA0-BA2) are required. The Bank Active command to the first Read or Write command must meet or exceed the minimum of \overrightarrow{RAS} to \overrightarrow{CAS}

delay time (t_{RCD} (min.)). Once a bank has been activated, it must be precharged before another Bank Active command can be applied to the same bank. The minimum time interval between interleaved Bank Active command (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD} min).



Bank Active Command Cycle



Read Bank

This command is used after the Bank Active command to initiate the burst read of data. The Read command is initiated by activating \overline{CS} , \overline{CAS} , and deasserting \overline{WE} at the same clock sampling (rising) edge as described in the command truth table. The length of the burst and the CAS latency time will be determined by the values programmed during the MRS command.

Write Bank


This command is used after the Bank Active command to initiate the burst write of data. The Write command is initiated by activating \overline{CS} , \overline{CAS} , and \overline{WE} at the same clock sampling (rising) edge as describe in the command truth table. The length of the burst will be determined by the values programmed during the MRS command.

Posted CAS

Posted \overrightarrow{CAS} operation is supported to make command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. In this operation, the DDR2 SDRAM allows a Read or Write command to be issued immediately after the Bank Active command (or any time during the t_{RRD} period). The command is held for the time of the Additive Latency (AL) before

it is issued inside the device. The Read Latency (RL) is controlled by the sum of AL and the CAS latency (CL). Therefore

if a user chooses to issue a R/W command before the tRCD(min), then AL (greater than 0) must be written into the EMRS(1). The Write Latency (WL) is always defined as RL - 1 (read latency -1) where read latency is defined as the sum of additive latency plus CAS latency (RL=AL+CL). Read or Write operations using AL allow seamless bursts.



Read followed by a Write to the Same Bank




Burst Read Operation


The Burst Read command is initiated by having CS and CAS LOW while holding RAS and WE HIGH at the rising


edge of the clock. The address inputs determine the starting column address for the burst. The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The DQS is driven LOW 1 clock cycle before valid data (DQ) is driven onto the data bus. The first bit of the burst is synchronized with the rising edge of DQS. Each subsequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is equal to an additive latency (AL) plus CAS latency (CL). The CL is defined by the MRS and the AL is defined by the EMRS(1).

Read (Data Output) Timing












Burst Read followed by Burst Write




< RL= 5; WL= (RL-1) = 4; BL= 4 >

Note:

The minimum time from the Burst Read command to the Burst Write command is defined by a read to write-turn around-time(tRTW), which is 4 clocks in case of BL = 4 operation, 6 clocks in case of BL = 8 operation.

Seamless Burst Read



< RL= 5; AL= 2; CL= 3; BL = 4 >

Note:

The seamless burst read operation is supported by enabling a Read command at every other clock for BL = 4 operation, and every 4 clock for BL = 8 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.




Burst Write Operation

The Burst Write command is issued by having CS, CAS and WE LOW while holding RAS HIGH at the rising edge


of the clock (CLK). The address inputs determine the starting column address. Write latency (WL) is defined by a read latency (RL) minus one and is equal to (AL + CL -1); and is the number of clocks of delay that are required from the time the write command is registered to the clock edge associated to the first DQS strobe. A data strobe signal (DQS) should be driven low (preamble) one clock prior to the WL. The first data bit of the burst cycle must be applied to the DQ pins at the first rising edge of the DQS following the preamble. The t_{DQSS} specification must be satisfied for each positive DQS transition to its associated clock edge during write cycles. The subsequent burst bit data are issued on successive edges of the DQS until the burst length is completed, which is 4 or 8 bit burst. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ signal is ignored after the burst write operation is complete. The time from the completion of the burst write to bank precharge is the write recovery time (tWR).








Burst Write followed by Burst Read



Note:

The minimum number of clock from the Burst Write command to the Burst Read command is $[CL - 1 + BL/2 + t_{WTR}]$. This t_{WTR} is not a write recovery time (WR) but the time required to transfer the 4 bit write data from the input buffer into sense amplifiers in the array.

Seamless Burst Write




Note:

The seamless burst write operation is supported by enabling a Write command at every other clock for BL = 4 operation, and every 4 clock for BL = 8 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.



Read Interrupted by a Read

Burst Read can only be interrupted by another read with 4 bit burst boundary. Any other case of read interrupt is not allowed.




Note:

- 1. Read burst interrupt function is only allowed on burst of 8. Burst interrupt of 4 is prohibited.
- 2. Read burst of 8 can only be interrupted by another Read command. Read burst interruption by Write command or Precharge command is prohibited.
- 3. Read burst interrupt must occur exactly two clocks after previous Read command. Any other Read burst interrupt timings are prohibited.
- 4. Read burst interruption is allowed to any bank inside DRAM.
- 5. Read burst with Auto Precharge enabled is not allowed to interrupt.
- 6. Read burst interruption is allowed by another Read with Auto Precharge command.
- All command timings are referenced to burst length set in the mode register. They are not referenced to actual burst. For example, Minimum Read to Precharge timing is AL + BL/2 where BL is the burst length set in the MRS and not the actual burst (which is shorter because of interrupt).

Write Interrupted by a Write

Burst Write can only be interrupted by another Write with 4 bit burst boundary. Any other case of Write interrupt is not allowed.



Note:


- 1. Write burst interrupt function is only allowed on burst of 8. Burst interrupt of 4 is prohibited.
- 2. Write burst of 8 can only be interrupted by another Write command. Write burst interruption by Read command or Precharge command is prohibited.
- 3. Write burst interrupt must occur exactly two clocks after previous Write command. Any other Write burst interrupt timings are prohibited.
- 4. Write burst interruption is allowed to any bank inside DRAM.
- 5. Write burst with Auto Precharge enabled is not allowed to interrupt.
- 6. Write burst interruption is allowed by another Write with Auto Precharge command.
- All command timings are referenced to burst length set in the MRS. They are not referenced to actual burst. For example, minimum Write to Precharge timing is WL+BL/2+ t_{WR} where t_{WR} starts with the rising clock after the uninterrupted burst end and not from the end of actual burst end.




Burst Read Followed by Precharge

Minimum Read to Precharge command spacing to the same bank = $AL + BL/2 + max(t_{RTP}, 2) - 2$ clocks. For the earliest possible Precharge, the Precharge command may be issued on the rising edge which is "Additive latency (AL) + BL/2 clocks" after a Read command. A new Bank Active command may be issued to the same bank after the Precharge time (t_{RP}). A Precharge command cannot be issued until tRAS is satisfied.

The minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a Read to Precharge command. This time is called t_{RTP} (Read to Precharge). For BL = 4, this is the time from the actual read (AL after the Read command) to Precharge command. For BL = 8, this is the time from AL + 2 clocks after the Read to the Precharge command.









Burst Write Followed by Precharge


Minimum Write to Precharge command spacing to the same bank = WL + BL/2 clocks + t_{WR} .

For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the Precharge command can be issued. This delay is known as a write recovery time (tWR) referenced from the completion of the Burst Write to the Precharge command. No Precharge command should be issued prior to the t_{WR} delay.



< WL= (RL-1) = 3; BL=4>









Write Data Mask by DM

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR2 SDRAM, Consistent with the implementation on DDR2 SDRAM. It has identical timings on write operations as the data bits, and though used in a unidirectional manner, is internally loaded identically to data bits to insure matched system timing. DM is not used during read cycles.







Example: < WL= 3; AL= 0; BL= 4 >




Read with Auto Precharge

If A10 is HIGH when a Read command is issued, the Read with Auto Precharge function is engaged. The device starts an Auto Precharge operation on the rising edge which is (AL + BL/2) cycles later than the Read with AP command if $t_{RAS}(min)$ and $t_{RTP}(min)$ are satisfied.

If $t_{RAS}(min)$ is not satisfied at the edge, the start point of Auto Precharge operation will be delayed until $t_{RAS}(min)$ is satisfied. If $t_{RTP}(min)$ is not satisfied at the edge, the start point of Auto Precharge operation will be delayed until $t_{RTP}(min)$ is satisfied.

In case the internal precharge is pushed out by t_{RTP} , t_{RP} starts at the point where the internal precharge happens (not at the next rising clock edge after this event). So for BL = 4, the minimum time from Read_AP to the next Bank Active command becomes AL + (t_{RTP} + t_{RP})*. For BL = 8, the time from Read_AP to the next Bank Active command is AL + 2 + (t_{RTP} + t_{RP})*. (Note: "*" means "rouded up to the next integer").



Precharge begins here


A new Bank Active command may be issued to the same bank if the following two conditions are satisfied simultaneously.

tRTP

1. The Precharge time (t_{RP}) has been satisfied from the clock at which the Auto Precharge begins.

2. The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.





< RL= 5 (AL= 2; CL= 3); BL= 4; tRCD = 3 clocks; tRTP <= 2 clocks >




Auto Refresh & Self Refresh

Auto Refresh

An Auto Refresh command is issued by having CS, RAS and CAS held LOW with CKE and WE HIGH at the rising

edge of the clock (CLK). All banks must be precharged and idle for $t_{RP}(min)$ before the Auto Refresh command is applied. An address counter, internal to the device, supplies the bank address during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Bank Active command or subsequent Auto Refresh command must be greater than or equal to the $t_{RFC}(min)$.To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Refresh commands can be posted, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 9 x t_{REFI} .






Self Refresh

A Self Refresh command is defined by having \overline{CS} , \overline{RAS} , \overline{CAS} , and CKE held LOW with \overline{WE} HIGH at the rising edge of the clock (CLK). ODT must be turned off before issuing Self Refresh command, by either driving ODT pin low or using EMRS(1) command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode. The DLL is automatically disabled upon entering Self Refresh and is automatically enabled upon exiting Self Refresh. When the device has entered Self Refresh mode, all of the external signals except CKE, are "don't care".

For proper Self Refresh operation all power supply pins (V_{DD} , V_{DDQ} , V_{DDL} and V_{REF}) must be at valid levels. The device initiates a minimum of one refresh command internally within t_{CKE} period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh operation to save power. Self Refresh mode must be remained t_{CKE} (min).

The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered, however, the clock must be restarted and stable before the device can exit Self Refresh operation. The procedure for exiting Self Refresh requires a sequence of commands. First, the clock must be stable prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of t_{XSRD} (min) must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period t_{XSRD} for proper operation except for Self Refresh re-entry. Upon exit from Self Refresh, the device can be put back into Self Refresh mode after waiting t_{XSRR} (min) and issuing one Refresh command. NOP or deselect commands must be registered on each positive clock edge during the Self Refresh exit interval t_{XSNR} . ODT should be turned off during t_{XSRD} . The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, the device requires a minimum of one extra auto refresh command before it is put back into Self Refresh mode.



Note:

- 1. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
- 2. ODT must be turned off tAOFD before entering Self Refresh mode, and can be turned on again when t_{XSRD} timing is satisfied.
- 3. t_{XSRD} is applied for a Read or a Read with Auto Precharge command.
- 4. t_{XSNR} is applied for any command except a Read or a Read with Auto Precharge command.




Power-Down

Power-Down is synchronously entered when CKE is registered LOW (no accesses can be in progress). CKE is not allowed to go LOW while MRS or EMRS command time, or read or write operation is in progress. CKE is allowed to go LOW while any of other operations such as Bank Active, Precharge or Auto Precharge, or Auto Refresh is in progress. The DLL should be in a locked state when Power-Down is entered. Otherwise DLL should be reset after exiting Power-Down mode for proper read operation. If Power-Down occurs when all banks are idle, this mode is referred to as Precharge Power-Down; if Power-Down occurs when there is a Bank Active command in any bank, this mode is referred

to as Active Power-Down. Entering Power-Down deactivates the input and output buffers, excluding CLK, CLK, ODT

and CKE. Also the DLL is disabled upon entering Precharge Power-Down or slow exit Active Power-Down, but the DLL is kept enabled during fast exit Active Power-Down. In Power-Down mode, CKE LOW and a stable clock signal must be maintained at the inputs of the device, and ODT should be in a valid state but all other input signals are "Don't Care". CKE LOW must be maintained until t_{CKE} has been satisfied. Power-Down duration is limited by 9 times t_{REFI} of the device.


The Power-Down state is synchronously exited when CKE is registered HIGH (along with a NOP or DESELECT command). CKE HIGH must be maintained until t_{CKE} has been satisfied. A valid, executable command can be applied with Power-Down exit latency, t_{XP} , t_{XARD} , or t_{XARDS} , after CKE goes HIGH.




Read to Power-Down Entry Tx+8 Tx+2 Tx+3 Tx+5 Tx+6 Tx+7 Tx+9 TO T1 T2 Tx Tx+1 Tx+4 CER CLK CKE s hould be kept high until the end of burs operation Command READ High CKE DQS BL = 4 AL + CL DO HAR VIA 1 n dA TO T1 T2 T) Tx+1 Tx+2 Tx+3 Tx+4 Tx+5 Tx+6 Tx+7 Tx+8 Tx+9 CLK CLK Command READ CKE should be kept high until the end of burst operation High CKE DQS BL = 8 AL + CL DC outA2 DoutA








Write to Power-Down Entry









Write with Auto Precharge to Power-Down Entry

Auto Refresh / Bank Active / Precharge to Power-Down Entry



Note: CMD could be Auto Refresh/ Bank Active/ Precharge command.


MRS/EMRS Command to Power-Down Entry





Asynchronous CKE Low Event


DDR2 SDRAM requires CKE to be maintained "HIGH" for all valid operations as defined in this data sheet. If CKE asynchronously drops "LOW" during any valid operation, the device is not guaranteed to preserve the contents of array. If this event occurs, memory controller must satisfy t_{DELAY} before turning off the clocks. Stable clocks must exist at the input of device before CKE is raised "HIGH" again. The device must be fully re-initialized (steps 4 ~ 13) as described in initialization sequence.



Input Clock Frequency Change in Precharge Power-Down Mode

DDR2 SDRAM input clock frequency can be changed under following condition:

The device is in Precharge Power-Down mode. ODT must be turned off and CKE must be at logic LOW level. A minimum of 2 clocks must be waited after CKE goes LOW before clock frequency may change. The device input clock frequency is allowed to change only between t_{CK} (min) and t_{CK} (max). During input clock frequency change, ODT and CKE must be held at stable LOW levels. Once input clock frequency is changed, stable new clocks must be provided before Precharge Power-Down may be exited and DLL must be RESET via MRS after Precharge Power-Down exit. Depending on new clock frequency an additional MRS command may need to be issued to appropriately set the WR, CL etc.. During DLL relock period, ODT must remain off. After the DLL lock time, the device is ready to operate with new clock frequency.





Functional Truth Table

Current State	CS	RAS	CAS	WE	Address	Command	Action	
	Н	Х	Х	Х	X	DESEL	NOP or Power-Down	
	L	Н	Н	Н	Х	NOP	NOP or Power-Down	
	L	н	L	х	BA, CA, A10	READ / READA / WRITE / WRITEA	ILLEGAL ¹	
IDLE	L	L	Н	Н	BA, RA	Active	Bank Active, Latch RA	
IDLL	L	L	Н	L	BA, A10 / A10	PRE / PREA	Precharge / Precharge All	
	L	L	L	Н	X	Refresh	Refresh ²	
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	Mode Register Setting / Extended Mode Register Setting2	
	Н	Х	Х	Х	X	DESEL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	L	н	BA, CA, A10	READ / READA	Begin Read, Latch CA, Determine Auto Precharge	
BANK ACTIVE	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto Precharge	
	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹	
	L	L	Н	L	BA, A10 / A10	PRE / PREA	Precharge / Precharge All	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL	
	Н	Х	Х	Х	X	DESEL	NOP (Continue Burst to end)	
	L	Н	Н	Н	X	NOP	NOP (Continue Burst to end)	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL ¹	
READ	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Terminate Burst, Latch CA, Begin new Read, Determine Auto-Precharge ^{1,4}	
	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹	
	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL ¹ / ILLEGAL	
	L	L	L	Н	X	Refresh	ILLEGAL	
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL	
	Н	Х	Х	Х	X	DESEL	NOP (Continue Burst to end)	
	Г	Н	Н	Н	X	NOP	NOP (Continue Burst to end)	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL ¹	
WRITE	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto-Precharge ^{1,4}	
	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹	
	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL ¹ / ILLEGAL	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to end)	
	L	Н	Н	Н	x	NOP	NOP (Continue Burst to end)	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL ¹	
READ with	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL ¹	
AUTO	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹	
PRECHARGE	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL ¹ / ILLEGAL	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL	



Current State	CS	RAS	CAS	WE	Address	Command	Action
	Н	Х	Х	Х	X	DESEL	NOP (Continue Burst to end)
	L	Н	Н	Н	X	NOP	NOP (Continue Burst to end)
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL ¹
WRITE with	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL ¹
AUTO	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹
PRECHARGE ⁷	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL ¹ / ILLEGAL
	L	L	L	Н	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL
	Н	Х	Х	Х	X	DESEL	NOP (Idle after t _{RP})
	L	Н	Н	Н	X	NOP	NOP (Idle after t _{RP})
PRE-	L	Н	L	х	BA, CA, A10	READ / READA / WRITE / WRITEA	ILLEGAL ¹
CHARGING	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹
CHARGING	L	L	Н	L	BA, A10 / A10	PRE / PREA	NOP (Idle after t _{RP})
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL
	Н	Х	Х	Х	Х	DESEL	NOP (Idle after t _{RP})
	L	Н	Н	Н	х	NOP	NOP (Idle after t _{RP})
	L	н	L	х	BA, CA, A10	READ / READA / WRITE / WRITEA	ILLEGAL ^{1,5}
ROW	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹
ACTIVATING	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL
	L	L	L	Н	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL
	Н	Х	Х	Х	X	DESEL	NOP (Bank Active after t _{WR})
	L	Н	Н	Н	Х	NOP	NOP (Bank Active after t _{WR})
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL ^{1,6}
WRITE	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	WRITE / WRITEA
RECOVERING	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹
RECOVERING	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL ¹ / ILLEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL
	Н	Х	Х	Х	Х	DESEL	NOP (Bank Active after t _{WR})
	L	Н	Н	Н	X	NOP	NOP (Bank Active after t _{WR})
WRITE	L	Н	L	х	BA, CA, A10	READ / READA / WRITE / WRITEA	ILLEGAL ¹
	L	L	Н	Н	BA, RA	Active	ILLEGAL ¹
with AUTO PRECHARGE	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL ¹ / ILLEGAL
FRECHARGE	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL
REFRESH	Н	Х	Х	Х	Х	DESEL	NOP (Idle after t _{RFC})
	L	Н	Н	Н	x	NOP	NOP (Idle after t _{RFC})
	L	Н	L	Х	BA, CA, A10	READ / READA / WRITE / WRITEA	ILLEGAL
	L	L	Н	Н	BA, RA	Active	ILLEGAL
	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL
	L	L	L	Н	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL



Current State	CS	RAS	CAS	WE	Address	Command	Action
(Extended)	Н	Х	Х	Х	X	DESEL	NOP (Idle after t _{MRD})
	L	Н	Н	Н	X	NOP	NOP (Idle after t _{MRD})
	L	Н	L	Х	BA, CA, A10	READ / READA / WRITE / WRITEA	ILLEGAL
MODE REGISTER	L	L	Н	Н	BA, RA	Active	ILLEGAL
SETTING -	L	L	Н	L	BA, A10 / A10	PRE / PREA	ILLEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code Mode-Add	MRS / EMRS	ILLEGAL

H = High Level, L = Low level, X = Don't Care

BA = Bank Address, RA =Row Address, CA = Column Address, NOP = No Operation


ILLEGAL = Device operation and / or data integrity are not guaranteed.

Note:

- 1. This command may be issued for other banks, depending on the state of the banks.
- 2. All banks must be in "IDLE".
- 3. All AC timing specs must be met.
- 4. Only allowed at the boundary of 4 bits burst. Burst interruption at other timings is illegal.
- 5. Available in case t_{RCD} is satisfied by AL setting.
- 6. Available in case t_{WTR} is satisfied.
- 7. The DDR2-800 device does not support Write with Auto Precharge function.




Simplified State Diagram





PACKING DIMENSIONS



Symbol	Dir	nension in n	າຫ	Dimension in inch			
	Min	Norm	Max	Min	Norm	Мах	
Α			1.20			0.047	
A 1	0.25	0.30	0.40	0.010	0.012	0.016	
Φ _b	0.37	0.45	0.50	0.015	0.018	0.020	
D	7.90	8.00	8.10	0.311	0.315	0.319	
E	12.40	12.50	12.60	0.488	0.492	0.496	
D1		6.40 BSC		0.252 BSC			
E1		11.20 BSC		0.441 BSC			
е		0.80 BSC		0.031 BSC			
n	84						

Controlling dimension : Millimeter.



Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of SMART Semiconductor. ("SMARTsemi"). The information in this document is subject to change without notice. SMARTsemi assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SMARTsemi makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems, and life support systems. Moreover, SMARTsemi does not recommend or approve the use of any of its products in life support devices or systems, or in any application where failure could result in injury or death. If a customer wishes to use SMARTsemi products in applications not intended by SMARTsemi, said customer must contact an authorized SMARTsemi representative to determine SMARTsemi's willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks, or other intellectual property rights claimed and owned by SMARTsemi. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SMARTsemi.

ALL PRODUCTS SOLD BY SMARTSEMI ARE COVERED BY THE PROVISIONS APPEARING IN SMARTSEMI'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY, AND INFRINGEMENT PROVISIONS. SMARTSEMI MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED, OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY, OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

©2023 SMART Semiconductor. All rights reserved.