

SMART MODULAR BGAE340 eMMC Product Family eMMC v5.1 153-ball BGA

SPxMxGHxAHxx1

March 2025 DSEM547-AK

www.smartm.com



REVISION HISTORY

Date	Revision	Section(s)	Description
August 2020	00	All	Preliminary Release.
September 2020	AA	All	Initial Release.
April 2021	AB	Figure 2	Update 153-Ball Pin Assignments.
April 2022	AC	All	Update the recommended capacitance for VDDi, VCC, and VCCQ.
November 2022	AD	All	Adding 8GB density.
January 2023	AE	All	Update Performance, Power Consumption
January 2023	AF	All	Update Endurance
June 2023	AG	Recommended Reflow Profiles	Update Recommended Values
July 2023	АН	Cover Page	Update Product Family Naming
January 2025	AI	All	Update VCCQ support for 8GB part numbers
February 2025	AJ	Features	Add the information of pSLC supporting
February 2025	AK	All	Add the information for new part number SPM8GH2AHW11



ESD Caution – Handling

Static electricity may be discharged through this disk subsystem. In extreme cases, this may temporarily interrupt the operation or damage components. To prevent this, make sure you are working in an ESD-safe environment. For example, before handling the disk subsystem, touch a grounded device, such as a computer case, prior to handling.

SMART Modular Technologies, Inc.

39870 Eureka Dr. Newark, CA 94560 (510) 623-1231 voice (510) 623-1434 fax info@smartm.com An ISO 9001 certified company.

© 2025 SMART Modular Technologies, Inc. All rights reserved.



Features

Capacity

- 4GB and 8GB (MLC)
- o 2GB and 4GB (pSLC)

Electrical/Physical Interface

- Compliant with eMMC Specification Version 5.1
- 153 Ball Standard BGA Packages

Bus Mode¹

- High-speed eMMC protocol
 - SDR52, DDR52, HS200, and HS400
- Clock frequency: 0-200MHz.
- Ten-wire bus (clock, 1-bit command, 8-bit data bus) and a hardware reset

Bus Width

o 1-bit, 4-bit, 8-bit

• Performance (HS400)

- o Read:
 - Up to 250MB/s
- o Write:
 - Up to 65MB/s

• Operating Temperature²

Industrial: -40°C to +85°CWide: -40°C to +105°C

Storage Temperature²

Industrial: -40°C to +85°CWide: -40°C to +105°C

Input Power³:

o Vcc: 2.7 - 3.6V

Vccq (Dual voltage): 1.7 - 1.95V or 2.7- 3.6V

Power Consumption (HS400, Icc/Iccq)

Read: 111/149mAWrite: 59/84mAStandby: 110/470 μΑ

Certification & Compliance

- RoHSREACH
- Green Package

NAND Technology

MLC and pSLC

Reliability

- Configurable error correction code (ECC)
- Defect block management
- Wear leveling
- Garbage collection
- Uncorrectable bit error rate (UBER):
 1 sector per 10¹⁵ bits read

Security

- o Sanitize, Discard, trim, Erase
- o Lock/Unlock, Secure Removal Type
- o Write protect, Secure Write Protection

Additional Features

- Field firmware update (FFU)
- Production state awareness (PSA)
- Device health report
- Replay Protected Memory Block (RPMB)
- o Boot and Alternative Boot Mode
- High Priority Interrupt (HPI)
- Command Queuing
- o Configurable Drive Strength
- Hardware/Software Reset
- Cache flushing report
- Cache barrier
- PON, Sleep/Awake

NOTES:

- 1 HS200 and HS400 modes are supported only when V_{CCQ} is in 1.7 1.95V.
- ² Ambient temperature.
- ³ 8GB(native)/4GB(pSLC pre-config) part numbers only support VCCQ: 1.7 – 1.95V.



General Description Overview


SMART Modular's eMMC Product Family is an embedded Flash storage solution in a small BGA package designed specifically for the most demanding applications. SMART's eMMC products address the need for enhanced reliability by incorporating on-board error detection and correction, wear leveling algorithms, and other data management techniques to provide reliable operation and maximum NAND media life expectancy over the product life cycle.

Additionally, the eMMC controller and firmware hide the increased complexities of NAND media from the host processor and allow for faster product development and time to market.

Target applications for SMART's eMMC solution include but are not limited to IoT, Set Top Box, Industrial and Networking appliances wanting a rugged yet cost effective high density mass storage solution.

Functional Block Diagram

eMMC Block Diagram





Performance

Performance Characteristics (MLC Partition Burst Performance)

	HS400 Performance			
Capacity	Seq. Read (MB/s)	Seq. Write (MB/s)	Random Read 4KB (IOPS)	Random Write 4KB (IOPS)
4 GB (native) No pre-configuration	170	15	5345	980
8 GB (native) No pre-configuration	250	65	9785	1870

	H200 Performance			
Capacity	Seq. Read (MB/s)	Seq. Write (MB/s)	Random Read 4KB (IOPS)	Random Write 4KB (IOPS)
4 GB (native) No pre-configuration	155	15	4890	980
8 GB (native) No pre-configuration	180	65	9305	1820

	DDR52 Performance			
Capacity	Seq. Read (MB/s)	Seq. Write (MB/s)	Random Read 4KB (IOPS)	Random Write 4KB (IOPS)
4 GB (native) No pre-configuration	95	15	4610	980
8 GB (native) No pre-configuration	95	65	7900	2140

Performance measured based on the following conditions:

¹ Testmetrix VTESA-4100E; bus in x8 I/O mode.



Performance Characteristics (pSLC Partition Burst Performance)

	HS400 Performance			
Capacity	Seq. Read (MB/s)	Seq. Write (MB/s)	Random Read 4KB (IOPS)	Random Write 4KB (IOPS)
2 GB (pSLC) Pre-configuration	170	25	5345	980
4 GB (pSLC) Pre-configuration	250	65	10000	2000

	H200 Performance			
Capacity	Seq. Read (MB/s)	Seq. Write (MB/s)	Random Read 4KB (IOPS)	Random Write 4KB (IOPS)
2 GB (pSLC) Pre-configuration	155	25	4890	980
4 GB (pSLC) Pre-configuration	180	65	9800	2000

	DDR52 Performance			
Capacity	Seq. Read (MB/s)	Seq. Write (MB/s)	Random Read 4KB (IOPS)	Random Write 4KB (IOPS)
2 GB (pSLC) Pre-configuration	95	25	4610	980
4 GB (pSLC) Pre-configuration	95	65	8000	2200

Performance measured based on the following conditions:

Endurance

Drive Lifetime¹

Capacity	Value (Max)		
4GB (native)		10 TBW	
8GB (native)	1000/ Cognestial Worldard	20 TBW	
2GB (pSLC)	100% Sequential Workload	50 TBW	
4GB (pSLC)		100 TBW	

¹ Endurance is related directly to the User Specific Workload. Measured with 100% Sequential Workload.

¹ Testmetrix VTESA-4100E; bus in x8 I/O mode.



Reliability

Uncorrectable Bit Error Rate (UBER)

Industrial Temperature

Failure Rate	All capacities
FIT @ Tc = 55°C	62.17 (153ball)

Wide Temperature

Failure Rate	All capacities
FIT @ Tc = 72°C	39.88 (153ball)

Uncorrectable Bit Error Rate (UBER)

Parameter	Value
Data Reliability	< 1E ⁻¹⁵ uncorrectable bit error rate

Data Retention

Industrial Temperature

Parameter	Value		
Data Retention (@ 40°C)	10 years when 90% life remaining		
	1 year when 10% life remaining		

Wide Temperature

Parameter	Value		
Data Datastian (@ FF0C)	10 years when 90% life remaining		
Data Retention (@ 55°C)	1 year when 10% life remaining		

Operating and Storage Temperature¹

Parameter	Value		
Operating Temperature	Industrial	-40°C to +85°C	
	Wide	-40°C to +105°C	
Storage Temperature	Industrial	-40°C to +85°C	
Storage Temperature	Wide	-40°C to +105°C	

¹ Operating temperature herein is Ambient Temperature.



Power (Current) Consumption

Condition ¹			Units			
Cond	ition	4GB (native)	8GB (native)	2GB (pSLC)	4GB (pSLC)	Ullits
	DDR52	32/43	47/80	30/43	40/78	mA
Write	HS200	33/43	59/84	32/43	59/78	mA
	HS400	33/43	59/84	33/44	59/83	mA
	DDR52	49/145	42/149	46/145	45/145	mA
Read	HS200	89/145	80/149	88/45	86/145	mA
	HS400	92/145	111/149	95/145	109/145	mA
Id	lle	110/470	110/470	110/470	110/470	μΑ

Bus in x8 I/O mode; 25°C; $V_{CCQ} = 1.95$ V in HS200 and HS400. Measurements done as maximum RMS current consumption over 100 milliseconds.




Electrical Specification

The device current consumption for various device configurations is defined in the power class fields of the ECSD register.

 V_{CC} is the supply voltage for controller and Flash memory power; V_{CCQ} is the supply voltage for controller and eMMC I/O voltage.

Power Connections



Power Requirements


Symbol	Parameter	Value (Minimum)	Value (Typical)	Value (Maximum)	Unit
V _{CC}	Voltage supply to Flash memory	2.7	3.3	3.6	V
V _{CCQ} 1	Voltage supply to host interface	2.7 (high range) 1.70 (low range)	3.3 (high range) 1.80 (low range)	3.6 (high range) 1.95 (low range)	V
V _{DDi}	Internal voltage regulator connection to external capacitor	-	-	-	-

NOTES:

 $^{^{1}}$ 8GB(native)/4GB(pSLC pre-config) part numbers only support VCCQ: 1.7 – 1.95V.



Recommended eMMC Connection



Resistor Specifications

Parameter ¹	Symbol	Min.	Max.	Recommended	Unit	Remark
Pull-up resistance for CMD	R_CMD	4.7	50	10	kΩ	To prevent bus from floating
Pull-up resistance for DAT0-7	R_DAT0~7	10	50	50	kΩ	To prevent bus from floating
Pull-up resistance for RST_n	R_RST_n	4.7	50	50	kΩ	It's not necessary to put pull-up resistance on RST_n (H/W reset) line if host does not use H/W reset.
Pull-down resistance for R_DS	R_DS	10	50	50	kΩ	
Impedance on CLK/CMD/DAT0~7	-	45	55	50	Ω	Impedance match
Serial resistance on CLK	SR_CLK	-	_	22	Ω	To put serial resistance except 0 ohm, check timing are all in Spec.



Decoupling Capacitor Recommendations

- X7R or X5R capacitors are recommended with a rated voltage > 6.3V.
- 0603 or a smaller size is recommended.
- Pick capacitors with low ESL and ESR.
- It is important to place decoupling caps as close to the target supply balls while maintaining > 20 mil trace width for supply connections to capacitor SMT pads.
- Recommended Value and Quantity:

VCCQ: More than 0.1 μ F x 1, 2.2 μ F x 1 (for BGA153, this cap should be as close as possible to C6 ball), and 1 x 1 μ F

VCC: More than 0.1 μ F x 1 and 2.2 μ F x 1 VDDi: More than 0.1 μ F x 1 and 2.2 μ F x 1


A minimum of 1uF is required for VCCQ, VCC, and VDDi.

Customer requested to place all of the caps shown above. For VCCQ caps, they should be located as close as possible to the VCCQ/VSSQ balls near the DAT0-7 signals.



Mechanical Specification

153-Ball BGA Dimensions - 11.5 mm x 13.0 mm x 0.8 mm



PACKAGE				
PACKAGE	TBD 153			
JEDEC	MO-276			NOTE
DXE 13	3.00mm	X 11.50mm	n PACKAGE	Noil
SYMBOL A	MIN.	NOM.	MAX.	
Α (0.70		0.80	PROFILE
A1 (0.17			BALL HEIGHT
D	·	13.00 BSC		BODY SIZE
E		11.50 BSC		BODY SIZE
D1		6.50 BSC		MATRIX FOOTPRINT
E1		6.50 BSC		MATRIX FOOTPRINT
MD	14			MATRIX SIZE D DIRECTION
ME	14			MATRIX SIZE E DIRECTION
n		153		BALL COUNT
øb (0.25	0.30	0.35	BALL DIAMETER
еE	0.50 BSC			BALL PITCH
eD	0.50 BSC			BALL PITCH
SD/SE	0.25 BSC			SOLDER BALL PLACEMENT
		11-K11,L4-L -G9,H6-H9,J		DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5-2009. THIS OUTLINE CONFORMS TO JEP 95, SECTION 4.6.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP 95, SECTION 3, SPP-020.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW


 D OR SE=0.000.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE=e/2
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
- TEST PADS MAY BE PRESENT BUT ARE NOT SHOWN. THEY ARE FOR INTERNAL USE ONLY AND ARE NOT SOLDER BALLS.



Mechanical Dimensions

Parameter	Value
Length	13.00 mm [0.51in]
Width	11.50 mm [0.45in]
Height	0.80 mm [0.0315in]

153-Ball eMMC Ball-out Diagram (Top View, Ball Down)





Pinout Descriptions Signal Descriptions

Signal	Туре	Description
		Clock.
CLK	Input	Each cycle of the clock directs a transfer on the command line and on the data line(s). The frequency can vary between the minimum and the maximum clock frequency.
DS	Output	eMMC interface data strobe (HS400 mode)
CMD	I/O	Command. This signal is a bidirectional command channel used for command and response transfers. The CMD signal has two bus modes: open-drain mode and push-pull mode. Commands are sent from the MMC host to the device, and responses are sent from the device to the host.
DAT0 – DAT7	I/O	Data I/O. These are bidirectional data signals. The DAT signals operate in push-pull mode. By default, after power-up or assertion of the RST_n signal, only DAT0 is used for data transfer. The MMC controller can configure a wider data bus for data transfer using either DAT[3:0] (4-bit mode) or DAT[7:0] (8-bit mode). eMMC includes internal pull-up resistors for data lines DAT[7:1]. Immediately after entering the 4-bit mode, the device disconnects the internal pull-up resistors on the DAT[3:1] lines. Correspondingly, immediately after entering the 8-bit mode, the device disconnects the internal pull-ups on the DAT[7:1] lines.
RST_n	Input	Reset. The RST_n signal is used for host resetting device, moving the device to pre-idle state. By default, the RST_n signal is temporary disabled in device. The host must set bits[1:0] in the extended CSD register [162] to 0x1 to enable this functionality before the host can use it.
VCC	Supply	NAND interface I/O and NAND Flash power supply.
VCCQ	Supply	eMMC controller core and eMMC interface I/O power supply.
VSS	Supply	NAND interface I/O and NAND Flash ground connection.
VSSQ	Supply	eMMC controller core and eMMC interface ground connection.
VDDi	-	Internal voltage node 0.1 μ F x 1 and 2.2 μ F x 1 capacitors are recommended for VDDi for core power stabilization.* Do not tie to supply voltage or ground.
NC	-	No connect
RFU	-	Reserved for future use. Leave it floating.

^{*} A minimum of 1uF is required.



Recommended Reflow Profiles

Reflow Parameters	Suggested Range
Peak Temperature	235 - 245°C
Time Above liquidus	45 to 70 seconds
Cooling Rate	< 4°C/sec

Note: Each solder paste manufacturer will have their own reflow profile specification. It's recommended customers follow the solder paste manufacturer's reflow profile specification and optimize the reflow profile based on product complexity for the assembly process.



Registers

Supported Device Registers

Name	Width	Description	
CID	128 (Bits)	Card Identification	
OCR	32 (Bits)	Operation Condition Register	
CSD	128 (Bits)	Card Specific Data	
ECSD	512 (Bytes)	Extended Card Specific Data	

CID Register Field Parameters

Name	Field	Width (Bits)	CID Bits	CID Value
Manufacturer ID	MID	8	[127:120]	0x01
Reserved	-	6	[119:114]	
Device / BGA	CBX	2	[113:112]	0x01
OEM/application ID	OID	8	[111:104]	0x00
Due de est es est	PNM	48	[103:56]	4GB:0x533430303034
Product name				8GB:0x533430303038
Product revision	PRV	8	[55:48]	4GB:0x01 8GB:0x10
Product serial number	PSN	32	[47:16]	(1)
Manufacturing date	MDT	8	[15:8]	(2)
CRC7 checksum	CRC	7	[7:1]	(3)
reserved	-	1	0	

- The product name uses ASCII code and ' Δ ' is a space (0x20).
- ² Unique for each device. 32-bit unsigned binary integer.
- ³ 2 hex digits for device manufacturing month and year.
- ⁴ CRC for CID register. Different for each device.

OCR Register Field Definitions

V _{DD} voltage window	Width (Bits)	OCR bits	OCR Value
Ready/Busy	1	[31]	card power up status bit (busy)(1)
Access Mode	2	[30:29]	10b
Reserved	5	[28:24]	
VCCQ: 2.7-3.6V	9	[23:15]	1 1111 1111b
VCCQ: 2.0-2.6V	7	[14:8]	000 0000b
VCCQ: 1.70-1.95V	1	[7]	1b
Reserved	7	[6:0]	

- 1 This bit is set to LOW if the device has not finished the power up routine.
- 2 The voltage for internal flash memory (VCC) should be 2.7-3.6V regardless of OCR Register value.
- 3 8GB(native)/4GB(pSLC pre-config) part numbers do not support VCCQ in 2.7-3.6V



CSD Register Field Parameters

			Width	Cell		
Name	Fie	eld	(Bits)	Type ¹	CSD Bits	Value
CSD structure	CSD_STR	UCTURE	2	R	[127:126]	3h
System specification version	SPEC_	VERS	4	R	[125:122]	4h
Reserved	_		2	R	[121:120]	-
Data read access-time 1	TA	AC	8	R	[119:112]	27h
Data read access-time 2 in CLK cycles (NSAC*100)	NS	AC	8	R	[111:104]	1h
Max. bus clock frequency	TRAN_	SPEED	8	R	[103:96]	32h
Device command classes	CC	C	12	R	[95:84]	F5h
Max. read data block length	READ_E	BL_LEN	4	R	[83:80]	9h
Partial blocks for read allowed	READ BL	PARTIAL	1	R	[79:79]	0h
Write block misalignment	WRITE_BLK	MISALIGN	1	R	[78:78]	0h
Read block misalignment	READ_BLK	MISALIGN	1	R	[77:77]	0h
DSR implemented	DSR	IMP	1	R	[76:76]	0h
Reserved	-		2	R	[75:74]	0h
Device size	C S	IZE	12	R	[73:62]	FFFh
Max. read current @ VDD min	VDD R C		3	R	[61:59]	7h
Max. read current @ VDD max	VDD_R_CURR_MAX		3	R	[58:56]	7h
Max. write current @ VDD min	VDD_W_CURR_MIN		3	R	[55:53]	7h
Max. write current @ VDD max	VDD_W_C		3	R	[52:50]	7h
Device size multiplier		C_SIZE_MULT		R	[49:47]	7h
Erase group size	ERASE G	RP SIZE	5	R	[46:42]	1Fh
Erase group size multiplier	ERASE G	RP MULT	5	R	[41:37]	1Fh
Write protect group size	WP_GR	P_SIZE	5	R	[36:32]	0Fh
Write protect group enable	WP_GRP	ENABLE	1	R	[31:31]	1h
Manufacturer default ECC	DEFAUL	T_ECC	2	R	[30:29]	0h
Write speed factor	R2W_F	ACTOR	3	R	[28:26]	2h
Max. write data block length	WRITE_		4	R	[25:22]	9h
Partial blocks for write allowed	WRITE_BL	_PARTIAL	1	R	[21:21]	0h
Reserved	-		4	R	[20:17]	0h
Content protection application	CONTENT_	PROT_APP	1	R	[16:16]	0h
File format group	FILE_FOR	MAT_GRP	1	R/W	[15:15]	0h
Convide a (OTD)		4GB (Native) 2GB(pSLC)	1	D ()4/	[14.14]	0h
Copy flag (OTP)	COPY	3GB (Native) 4GB(pSLC)	1	R/W	[14:14]	1h
Permanent write protection	PERM_WRITE_PROTECT		1	R/W	[13:13]	0h
Temporary write protection	TMP_WRITE_PROTECT		1	R/W	[12:12]	0h
File format	FILE_F	ORMAT	2	R/W	[11:10]	0h
ECC code	EC	CC	2	R/W	[9:8]	0h
CRC	CF	RC	7	R/W	[7:1]	_
Reserved(Not used, always'1')			1	-	[0:0]	-

¹ R = Read-only

R/W = One-time programmable and readable



ECSD Register Field Parameters

Name	Fi	eld	Size (Bytes)	Cell Type ⁽¹⁾	ECSD Bytes	ECSD Values
Reserved			6		[511:506]	
Extended Security Commands Error	EXT_SEC	URITY_ERR	1	R	[505]	0x00
Supported command sets	S_CM	1D_SET	1	R	[504]	0x01
HPI features	HPI_FE	ATURES	1	R	[503]	0x01
Background operations support	BKOPS_	SUPPORT	1	R	[502]	0x01
Max packed read commands	MAX_PACKED	4GB(Native) 2GB(pSLC)	1	R	[501]	0x3F
Max packed read commands	_READS	8GB(Native) 4GB(pSLC)	1	ĸ	[301]	0x20
May packed write commands	MAX_PACKED	4GB(Native) 2GB(pSLC)	1	R	[500]	0x3F
Max packed write commands	_WRITES	8GB(Native) 4GB(pSLC)	1	ĸ	[500]	0x20
Data tag support	DATA_TAG_SUPPORT		1	R	[499]	0x01
Tag unit size	TAG_UNIT_SIZE		1	R	[498]	0x00
Tag resources size	TAG_RES_SIZE		1	R	[497]	0x00
Context management capabilities	CONTEXT_0	CAPABILITIES	1	R	[496]	0x78
Large unit size	LARGE_UN	IT_SIZE_M1	1	R	[495]	0x01
Extended partitions attribute support	EXT_S	UPPORT	1	R	[494]	0x03
Supported Modes	SUPPORT	ED_MODES	1	R	[493]	0x01
FFU features	FFU_F	EATURES	1	R	[492]	0x00
Operations code timeout	OPERATION_0	CODE_TIMEOUT	1	R	[491]	0x17
FFU Argument	FFU	_ARG	4	R	[490:487]	0xFFFAFFF0
Reserved			181		[486:309]	
CMD Queuing Support	CMDQ_ SUPPOR		1	R	[308]	0x01
CMD Queuing Depth	CMDQ_ DEPTH		1	R	[307]	0x1F
Reserved			1		[306]	
Number of FW sectors correctly programmed	NUMBER_OF_FW_SECTORS_CO RRECTLY_PROGRAMMED		4	R	[305:302]	0x00
Vendor proprietary health report	_	PRIETARY_HEALT EPORT	32	R	[301:270]	0x00
Device life time estimation type B	DEVICE_LIFE_1	ΓΙΜΕ_EST_TYP_B	1	R	[269]	Variable



			Size	Cell	ECSD	ECSD
Name	Field		(Bytes)	Type ⁽¹⁾	Bytes	Values
Device life time estimation type A	DEVICE_LIFE_	TIME_EST_TYP_A	1	R	[268]	Variable
Pre EOL information	PRE_E	OL_INFO	1	R	[267]	Variable
Optimal read size	OPTIMAL_	_READ_SIZE	1	R	[266]	0x40
Optimal write size	OPTIMAL_	WRITE_SIZE	1	R	[265]	0x40
Optimal trim unit size	OPTIMAL_TR	IM_UNIT_SIZE	1	R	[264]	0x07
Device Version	Device	4GB(Native) 2GB(pSLC)	2	R	[263:262]	0x3405
Device Version	version	8GB(Native) 4GB(pSLC)	2		[203.202]	0x3805
Firmware version	FIRMWAR	E_VERSION	8	R	[261:254]	(1)
Power class for200MHz, DDR at VCC=3.6V	PWR_CL_DDR_200_360		1	R	[253]	0x00
Cache size	CACHE_SIZE		4	R	[252:249]	0x400
Generic CMD6 timeout	GENERIC_CMD6_TIME		1	R	[248]	0x05
Power off notification (long) timeout	POWER_OFF_LONG_TIME		1	R	[247]	0x64
Background operations status	BKOPS	BKOPS_STATUS		R	[246]	0x00
Number of correctly programmed sectors	CORRECTLY_PRG_SECTORS_ NUM		4	R	[245:242]	0x00
First initialization time after partitioning	INI_TIN	1EOUT_AP	1	R	[241]	0x0A
Reserved			1		[240]	
Power class for 52 MHz, DDR at 3.6V	PWR_CL_I	DDR_52_360	1	R	[239]	0x00
Power class for 52 MHz, DDR at 1.95V	PWR_CL_[DDR_52_195	1	R	[238]	0×00
Power class for 200 MHz at 1.95V, VCC = 3.6V	PWR_CL	PWR_CL_200_195		R	[237]	0×00
Power class for 200 MHz at 1.3V, VCC = 3.6V	PWR_CL_200_130		1	R	[236]	0x00
Minimum write performance for 8-bit at 52 MHz in DDR mode	MIN_PERF_DDR_W_8_52		1	R	[235]	0x00
Minimum read performance for 8-bit at 52 MHz in DDR mode	MIN_PERF_DDR_R_8_52		1	R	[234]	0x00
Reserved			1		[233]	
TRIM multiplier	TRIM	I_MULT	1	R	[232]	0x02
Secure feature support	SEC_FEATU	IRE_SUPPORT	1	R	[231]	0x55



Name	Fi	ield	Size (Bytes)	Cell Type ⁽¹⁾	ECSD Bytes	ECSD Values
CECUDE EDACE multiplion	SEC_ERASE_	4GB(Native) 2GB(pSLC)	1	D	[220]	0xFF
SECURE ERASE multiplier	MULT	8GB(Native) 4GB(pSLC)	1	R	[230]	0x19
SECURE TRIM multiplier	SEC_TRIM_M	4GB(Native) 2GB(pSLC)	1	R	[229]	0xFF
SECORE TRIM Multiplier	ULT	8GB(Native) 4GB(pSLC)	1	K	[229]	0x0A
Boot information	BOO ⁻	T_INFO	1	R	[228]	0x07
Reserved			1		[227]	
Boot partition size	BOOT_S	IZE_MULT	1	R	[226]	0x20
Access size	ACC	_SIZE	1	R	[225]	0x06
High-capacity erase unit size	HC_ERASE_GRP_SIZE		1	R	[224]	0x01
High-capacity erase timeout	ERASE_TIMEOUT_ MULT		1	R	[223]	0x02
Reliable write-sector count	REL_WR_SEC_C		1	R	[222]	0x01
High-capacity write protect group size	HC_WP_GRP_SIZE		1	R	[221]	0x10
Sleep current (V _{CC})	S_0	C_VCC	1	R	[220]	0x07
Sleep current (V _{CCQ})	S_C	_VCCQ	1	R	[219]	0x07
Production state awareness timeout		STATE_AWAREN IMEOUT	1	R	[218]	0x17
Sleen/awaka timoout	S_A_TIMEOU	4GB(Native) 2GB(pSLC)	1	2	F0.4=7	0x13
Sleep/awake timeout	Т			R	[217]	0x12
Sleep Notification Timeout	SLEEP_NOTIF	FICATION_TIME	1	R	[216]	0x0C
		4GB(Native)				0x00748000
Contain	CEC COUNT	2GB(pSLC)		R	[245-242]	0x003A4000
Sector count	SEC-COUNT	8GB(Native)	4		[215:212]	0x00E90000
		4GB(pSLC)				0x00748000
Reserved			1		[211]	
Minimum write performance for 8-bit at 52 MHz	MIN_PER	RF_W_8_52	1	R	[210]	0×00



Name	Fi	eld	Size (Bytes)	Cell Type ⁽¹⁾	ECSD Bytes	ECSD Values
Minimum read performance for 8-bit at 52 MHz	MIN_PER	MIN_PERF_R_8_52		R	[209]	0x00
Minimum write performance for 8-bit at 26 MHz and 4-bit at 52 MHz	MIN_PERF_\	N_8_26_4_52	1	R	[208]	0x00
Minimum read performance for 8-bit at 26 MHz and 4-bit at 52 MHz	MIN_PERF_	R_8_26_4_52	1	R	[207]	0×00
Minimum write performance for 4-bit at 26 MHz	MIN_PER	.F_W_4_26	1	R	[206]	0×00
Minimum read performance for 4-bit at 26 MHz	MIN_PER	RF_R_4_26	1	R	[205]	0×00
Reserved			1		[204]	
Power class for 26 MHz at 3.6V 1 R	PWR_CI	26_360	1	R	[203]	0x00
Power class for 52 MHz at 3.6V 1 R	PWR_CI	_52_360	1	R	[202]	0x00
Power class for 26 MHz at 1.95V 1 R	PWR_CI	PWR_CL_26_195		R	[201]	0x00
Power class for 52 MHz at 1.95V 1 R	PWR_CL_52_195		1	R	[200]	0x00
D. Allian and the land of the land	PARTITION S	4GB(Native) 2GB(pSLC)		R	[199]	0×06
Partition switching timing	WITCH_TIME	8GB(Native) 4GB(pSLC)	1			0x04
Out-of-interrupt busy timing	OUT_OF_INTE RRUPT_TIME	4GB(Native) 2GB(pSLC)	1	R	[198]	0x05
	KKOI I_IIIIL	8GB(Native) 4GB(pSLC)				0x0A
I/O driver strength	DRIVER_	STRENGTH	1	R	[197]	0x1F
Card type	CARE	D_TYPE	1	R	[196]	0x57
Reserved			1		[195]	
CSD structure version	CSD_ST	RUCTURE	1	R	[194]	0x02
Reserved					[193]	
Extended CSD revision	EXT_CSD_REV		1		[192]	0x08
Command set	CMD_SET		1	R/W/E_P	[191]	0x00
Reserved			1		[190]	
Command set revision	CMD_SET_REV		1	R	[189]	0x00
Reserved			1		[188]	
Power class	POWER	R_CLASS	1	R/W/E_P	[187]	0x00
Reserved			1		[186]	



Name	Fi	ield	Size (Bytes)	Cell Type ⁽¹⁾	ECSD Bytes	ECSD Values
High-speed interface timing	HS_1	ΓΙΜΙΝG	1	R/W/E_P	[185]	0x00
Reserved			1		[184]	
Bus width mode	BUS_	WIDTH	1	W/E_P	[183]	0x00
Reserved			1		[182]	
Erased memory content	ERASED_	MEM_CONT	1	R	[181]	0x00
Reserved			1		[180]	
Partition configuration	PARTITIC	N_CONFIG	1	R/W/E, R/W/E_P	[179]	0x00
Boot config protection	BOOT_CO	NFIG_PROT	1	R/W, R/W/C_P	[178]	0x00
Boot bus Conditions	BOOT_BUS_	_CONDITIONS	1	R/W/E	[177]	0x00
Reserved			1		[176]	
High-density erase group definition	ERASE_GROUP_DEF		1	R/W/E_P	[175]	0x00
Boot write protection status registers	BOOT_WP_STATUS		1	R	[174]	0x00
Boot area write protection register	BOOT_WP		1	R/W, R/W/C_P	[173]	0x00
Reserved			1	-	[172]	
User write protection register	USER_WP		1	R/W, R/W/C_P, R/W/E_P	[171]	0×00
Reserved			1		[170]	
Firmware configuration	FW_0	CONFIG	1	R/W	[169]	0x00
RPMB size	RPMB_S	IZE_MULT	1	R	[168]	0x20
Write reliability setting register	WR_R	REL_SET	1	R/W	[167]	0x1F
Write reliability parameter register	WR_RE	L_PARAM	1	R	[166]	0x15
Start sanitize operation	SANITIZ	ZE_START	1	W/E_P	[165]	0x00
Manually start background operations	BKOPS_START		1	W/E_P	[164]	0x00
Enable background operations	חויספים דיי	4GB(Native) 2GB(pSLC)			[460]	0x00
handshake	dshake BKOPS_EN 8GB(Native	8GB(Native) 4GB(pSLC)	1	R/W	[163]	0x02
Hardware reset function	RST_n_	FUNCTION	1	R/W	[162]	0x00
HPI management	HPI_	_MGMT	1	R/W/E/P	[161]	0x00



Name	Fi	ield	Size (Bytes)	Cell Type ⁽¹⁾	ECSD Bytes	ECSD Values
Partitioning support	PARTITIONI	NG_SUPPORT	1	R/W/E, R/W/E_P	[160]	0x07
Maximum enhanced	MAX_ENH_SI	4GB(Native) 2GB(pSLC)	3	R	[159:157]	0x0000E9
area size	ZE_MULT	8GB(Native) 4GB(pSLC)	3	K	[139.137]	0x0001D2
Doubitions obtains	PARTITIONS_	4GB(Native) 8GB(Native)	1	D //M	[156]	0×00
Partitions attribute	ATTRIBUTE	2GB(pSLC) 4GB(pSLC)	1	R/W	[156]	0×01
Daubikianian ashkina	PARTITIONIN	4GB(Native) 8GB(Native)	1	D (M)	[4 [[]	0x00
Partitioning setting	G_SETTING- COMPLETED	2GB(pSLC) 4GB(pSLC)	1	R/W	[155]	0x01
General-purpose partition size	GP_SIZ	ZE_MULT	12	R/W	[154:143]	0x00
	ENIL CIZE M	4GB(Native) 8GB(Native)				0x00
Enhanced user data area size	ULT	ENH_SIZE_M ULT 2GB(pSLC) 3	R/W	[142:140]	0xE9	
		4GB(pSLC)				0x1D2
Enhanced user data start address	ENH_ST	ART_ADDR	4	R/W	[139:136]	0x00
Reserved		-	1	ı	[135]	
Bad block management mode	SEC_BAD_	BLK_MGMNT	1	R/W	[134]	0x00
Production state awareness		STATE_AWAREN	1	R/W/E	[133]	0x00
Package case temperature is controlled	TCASE_	SUPPORT	1	W/E_P	[132]	0×00
Periodic wake-up	PERIODI	C_WAKEUP	1	R/W/E	[131]	0x00
Program CID/CSD in DDR mode	PROGRAM_CI	4GB(Native) 2GB(pSLC)	1	D	[120]	0x00
support	SUPPORT 8GB(Nativ	8GB(Native) 4GB(pSLC)	1	R	[130]	0x01
Reserved	-		2	-	[129:128]	
Vendor specific fields	VENDOR_SPI	ECIFIC_NFIELD	64	<vs></vs>	[127:64]	0x00
Native sector size	NATIVE_S	ECTOR_SIZE	1	R	[63]	0x01
Sector size emulation	USE_NATI	VE_SECTOR	1	R/W	[62]	0x00



Name	Field		Size (Bytes)	Cell Type ⁽¹⁾	ECSD Bytes	ECSD Values
Sector size	DATA_SE	CTOR_SIZE	1	R	[61]	0x00
1st initialization after disabling sector size emulation	INI_TIM	EOUT_EMU	1	R	[60]	0x0A
Class 6 command control	CLASS	_6_CTRL	1	R/W/E_P	[59]	0x00
Number of addressed groups to be released	DYNCAF	P_NEEDED	1	R	[58]	0×00
Exception events control	EXCEPTION_	EVENTS_CTRL	2	R/W/E_P	[57:56]	0x00
Exception events status	EXCEPTION_E	VENTS_STATUS	2	R	[55:54]	0x00
Extended partitions attribute	EXT_PARTITION	ONS_ATTRIBUTE	2	R/W	[53:52]	0x00
Context configuration	CONTE	XT_CONF	15	R/W/E_P	[51:37]	0x00
Packed command status	PACKED_COMMAND_STATUS		1	R	[36]	0x00
Packed command failure index	PACKED_FAILURE_INDEX		1	R	[35]	0x00
Power off notification	POWER_OFF_NOTIFICATION		1	R/W/E_P	[34]	0x00
Control to turn the cache on/off	CACHE_CTRL		1	R/W/E_P	[33]	0x00
Flushing of the cache	FLUSH	_CACHE	1	W/E_P	[32]	0x00
Control to turn the Barrier ON/OFF	BARRI	ER_CTRL	1	R/W	[31]	0x00
Mode config	MODE_	_CONFIG	1	R/W/E_P	[30]	0x00
Mode operation codes	MODE_OPER	ATION_CODES	1	W/E_P	[29]	0x00
Reserved		-	2	-	[28:27]	
FFU status	FFU_	STATUS	1	R	[26]	0x00
Pre loading data size	PRE_LOADIN	IG_DATA_SIZE	4	R/W/E_P	[25:22]	0x00
May pro loading data size	MAX_PRE_LO	4GB(Native) 2GB(pSLC)	4	D	[21,10]	0x00748000
Max pre loading data size	ADING_DATA - SIZE		4	R	[21:18]	0x00E90000
Product state awareness enablement	PRODUCT_STATE_AWARENESS _ENABLEMENT		1	R/W/E & R	[17]	0x01
Secure removal type	SECURE_RE	MOVAL_TYPE	1	R/W & R	[16]	0x3B
Reserved			16	-	[15:0]	

Note:

(1) FIRMWARE_VERSION depends on capacity.



Part Numbers

Part Numbering Information

The following table lists the available devices for this family.

Part Numbering Information

Industrial Temperature


Part Number	Capacity
Native MLC	
SP9M4GH1AHI01	4GB
SPM8GH2AHI01	8GB
Pre-Configured to pSLC	
SP9M4GH1AHI11	2GB
SPM8GH2AHI11	4GB

Wide Temperature

Part Number	Capacity				
Pre-Configured to pSLC					
SPM8GH2AHW11	4GB				



Part Number Decoder





Declaration of Conformity

Responsible Party Name: SMART Modular Technologies, Inc.

Address: 39870 Eureka Drive

Newark, CA 94560-4809, USA

Phone: +1-510-623-1231

Hereby declares that the products:

SPxMxGHxAHxx1

to which this declaration relates are in conformity with the following Directives and other normative documents:

RoHS Directive 2011/65/EU and its amendments

Restriction of the use of hazardous substances in electrical and electronic equipment

• EN 50581:2012

Technical documentation for the assessment of electrical and electronic products with respect to the restriction of hazardous substances

Name: Jeffrey Milano

Title: Director, Worldwide Quality Date: March 11, 2025 3:15 PM

Representative in the European Union (for regulatory topics only):

Mr. Dermot Kelly, SMART Subcontract Manager CTP Prague Airport, Na Staré silnici 185 252 68 Kněževes (Ramp 320), Czech Republic Phone +420-739-242-669, email: Dermot.Kelly@smartm.com



Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of SMART Modular Technologies, Inc. ("SMART"). The information in this document is subject to change without notice. SMART assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SMART makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SMART does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SMART products in applications not intended by SMART, said customer must contact an authorized SMART representative to determine SMART's willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SMART. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SMART.

ALL PRODUCTS SOLD BY SMART ARE COVERED BY THE PROVISIONS APPEARING IN SMART'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SMART MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

© 3/11/25 SMART Modular Technologies, Inc. All rights reserved.